

DAFTAR PUSTAKA

- Athanasidou, G.S., Makkas, G.P. dan Theodoridis, G., 2014, High throughput pipelined FPGA implementation of the new SHA-3 cryptographic hash algorithm, *ISCCSP 2014 - 2014 6th International Symposium on Communications, Control and Signal Processing, Proceedings*, [Online] (1), 538–541, tersedia di DOI:10.1109/ISCCSP.2014.6877931.
- Augoestien, N.G. dan Putra, A.E., 2015, Purwarupa Perangkat Keras untuk Eksekusi Algoritma AES Berbasis FPGA, *IJEIS (Indonesian Journal of Electronics and Instrumentation Systems)*, [Online] 5 (2), 211, tersedia di DOI:10.22146/ijeis.7644.
- CENTER, C.S.R., 2021, Cryptographic Standards and Guidelines, [Online], tersedia di <https://csrc.nist.gov/projects/cryptographic-standards-and-guidelines/example-values>, diakses 23 Oktober 2021.
- Harris, D.M. dan Harris, S.L., 2013, *Digital Design and Computer Architecture*, 2nd Editio, Elsevier.
- Honda, T., Guntur, H. dan Satoh, A., 2014, FPGA implementation of new standard hash function Keccak, *2014 IEEE 3rd Global Conference on Consumer Electronics, GCCE 2014*, [Online] (3), 275–279, tersedia di DOI:10.1109/GCCE.2014.7031105.
- Kundi, D. e. S. dan Aziz, A., 2016, A low-power SHA-3 designs using embedded digital signal processing slice on FPGA, *Computers and Electrical Engineering*, [Online] 55, 138–152, tersedia di DOI:10.1016/j.compeleceng.2016.04.004.
- Paar, C. dan Pelzl, J., 2010, SHA-3 and The Hash Function Keccak, *Understanding Cryptography — A Textbook for Students and Practitioners*, [Online] tersedia di <http://www.crypto-textbook.com/>.
- Rao, M., Newe, T. dan Grout, I., 2014a, Efficient high speed implementation of secure hash algorithm-3 on virtex-5 FPGA, *Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014*, [Online] 643–646, tersedia di DOI:10.1109/DSD.2014.24.
- Rao, M., Newe, T. dan Grout, I., 2014b, Secure hash algorithm-3(SHA-3) implementation on Xilinx FPGAs, suitable for IoT applications, *Proceedings of the International Conference on Sensing Technology, ICST*, [Online] 2014-Janua, 352–357, tersedia di <http://www-ist.massey.ac.nz/s2is/icst-2014/papers/1569952803.pdf>.
- Sundal, M. dan Chaves, R., 2017, Efficient FPGA Implementation of the SHA-3 Hash Function, *Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI*, [Online] 2017-July, 86–91, tersedia di DOI:10.1109/ISVLSI.2017.24.

Xilinx, 2016, 7 Series FPGAs Configurable Logic Block, *Xilinx*, [Online] UG474, 1–74, tersedia di https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf.

Xilinx, 2018, DSP48E1 Slice User Guide, *Xilinx*, [Online] UG479 (v1.10), 1–58, tersedia di https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf.

Xilinx, 2020, UltraFast Design Methodology Guide for the Vivado Design Suite, *Xilinx*, [Online] UG949 (v2020.1), 1–306, tersedia di https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2020_1/ug949-vivado-design-methodology.pdf.

Xilinx Inc., 2020, *Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide*, [Online]. tersedia di https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug953-vivado-7series-libraries.pdf.