

## DAFTAR PUSTAKA

- Abdelouahab, K., Pelcat, M., Berry, F. dan Sérot, J., 2018. *Accelerating CNN inference on FPGAs: A Survey*. Terdapat di: <https://hal.archives-ouvertes.fr/hal-01695375>.
- Afianah, N., Putra, A.E. dan Dharmawan, A., 2019. High-Level Synthesize of Backpropagation Artificial Neural Network Algorithm on the FPGA. Dalam 2019 5th International Conference on Science and Technology (ICST). 2019 5th International Conference on Science and Technology (ICST). hlm. 1–5.
- Arar, S., Multiplication Examples Using the Fixed-Point Representation - Technical Articles. Terdapat di: <https://www.allaboutcircuits.com/technical-articles/multiplication-examples-using-the-fixed-point-representation/> [diakses pada 23 Februari 2021].
- Csordás, G., Fehér, B. dan Kovács házy, T., 2018. *Application of bit-serial arithmetic units for FPGA implementation of convolutional neural networks*. Dalam 2018 19th International Carpathian Control Conference (ICCC). 2018 19th International Carpathian Control Conference (ICCC). hlm. 322–327.
- Hajduk, Z., 2018. *Reconfigurable FPGA implementation of neural networks*. Neurocomputing, 308, hlm.227–234.
- Huynh, T.V., 2017. *Deep neural network accelerator based on FPGA*. Dalam 2017 4th NAFOSTED Conference on Information and Computer Science. 2017 4th NAFOSTED Conference on Information and Computer Science. hlm. 254–257.
- Jatmiko, W., Mursanto, P., Fajar, M., Tawakal, M., Trianggoro, W., Rambe, R., Fauzi dan Ramadhan, A., 2011. *Implementasi Berbagai Algoritma Neural Network dan Wavelet pada FPGA*, Fakultas Ilmu Komputer Universitas Indonesia.
- Khalil, K., Eldash, O., Kumar, A. dan Bayoumi, M., 2018. *An Efficient Approach for Neural Network Architecture*. Dalam 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS). hlm. 745–748.
- Li, N., Takaki, S., Tomiokay, Y. dan Kitazawa, H., 2016. *A multistage dataflow implementation of a Deep Convolutional Neural Network based on FPGA for high-speed object recognition*. Dalam 2016 IEEE Southwest Symposium on Image Analysis and Interpretation (SSIAI). 2016 IEEE Southwest Symposium on Image Analysis and Interpretation (SSIAI). hlm. 165–168.
- Liang, S., Yin, S., Liu, L., Luk, W. dan Wei, S., 2018. FP-BNN: *Binarized neural network on FPGA*. Neurocomputing, 275, hlm.1072–1086.
- Nanda, U. dan Pattnaik, S.K., 2016. *Universal Asynchronous Receiver and Transmitter (UART)*. Dalam 2016 3rd International Conference on Advanced Computing and Communication Systems (ICACCS). hlm. 1–5.
- Page, A. dan Mohsenin, T., 2016. *FPGA-Based Reduction Techniques for Efficient Deep Neural Network Deployment*. Dalam 2016 IEEE 24th Annual International

- Symposium on Field-Programmable Custom Computing Machines (FCCM). 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). hlm. 200–200.
- Panwar, M., Padmini, J., Venkatasubrahmanian, Acharyya, A. dan Biswas, D., 2017. *Modified distributed arithmetic based low complexity CNN architecture design methodology*. Dalam 2017 European Conference on Circuit Theory and Design (ECCTD). 2017 European Conference on Circuit Theory and Design (ECCTD). hlm. 1–4.
- Putra, A.E. dan Istiyanto, J.E., 1998, Aritmetika Terdistribusi dalam Xilinx FPGAs dengan Deskripsi VHDL, Prosiding Pertemuan Ilmiah Himpunan Fisika Indonesia, Cabang Jateng dan DIY, Universitas Ahmad Dahlan, Yogyakarta.
- Rahman, A., Lee, J. dan Choi, K., 2016. *Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array*. Dalam 2016 Design, Automation Test in Europe Conference Exhibition (DATE). 2016 Design, Automation Test in Europe Conference Exhibition (DATE). hlm. 1393–1398.
- Saha, S., 2018. *A Comprehensive Guide to Convolutional Neural Networks — the ELI5 way*. Terdapat di: <https://towardsdatascience.com/a-comprehensive-guide-to-convolutional-neural-networks-the-eli5-way-3bd2b1164a53> [Diakses 7 Desember 2019].
- Xilinx. 2020. UltraFast DesignMethodology Guide for theVivado Design Suite. [https://www.xilinx.com/support/documentation/sw\\_manuals/xilinx2019\\_2/ug949-vivado-design-methodology.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug949-vivado-design-methodology.pdf)
- Yonekawa, H. dan Nakahara, H., 2017. *On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA*. Dalam 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). hlm. 98–105.
- Zhu, M., Kuang, Q., Lin, J., Luo, Q., Yang, C. dan Liu, M., 2018. *A Z Structure Convolutional Neural Network Implemented by FPGA in Deep Learning*. Dalam IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society. IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society. Washington, DC: IEEE, hlm. 2677–2682. Terdapat di: <https://ieeexplore.ieee.org/document/8592775/> [Diakses 21 Oktober 2019].
- Zwoliński, M., 2004. *Digital system design with VHDL 2. ed.*, Harlow: Prentice Hall.