



## DAFTAR PUSTAKA

- [1] A. M. Moubark, M. A. Mohd Ali, H. Sanusi, and S. M. Ali, “FPGA Implementation of Low Power Digital QPSK Modulator Using Verilog HDL,” *J. Appl. Sci.*, vol. 13, no. 3, pp. 385–392, Mar. 2013.
- [2] Cisco, “Cisco Annual Internet Report (2018–2023),” San Jose, 2020.
- [3] I. Mahbub and S. K. Islam, “A low power pulse position modulation based ultra-wideband transmitter for implantable sensors,” in *2016 IEEE International Symposium on Medical Measurements and Applications (MeMeA)*, 2016, pp. 1–5.
- [4] S. Ikeda *et al.*, “A 0.5-V 5.8-GHz low-power asymmetrical QPSK/OOK transceiver for wireless sensor network,” in *The 20th Asia and South Pacific Design Automation Conference*, 2015, pp. 40–41.
- [5] M. Wolfel, U. Bochtler, T. Eibert, and C. Schmitt, “Self-calibrating highly integrated radio frequency front-end for parallel  $\pi/4$  DQPSK decoding,” in *2016 46th European Microwave Conference (EuMC)*, 2016, pp. 1239–1242.
- [6] S. B. Junior, V. C. De Oliveira, and G. B. Junior, “Software defined radio implementation of a QPSK modulator/demodulator in an extensive hardware platform based on FPGAs Xilinx ZYNQ,” *J. Comput. Sci.*, vol. 11, no. 4, pp. 598–611, 2015.
- [7] S. Mahboob and R. G. Vaughan, “Fiber-Fed Distributed Antenna System in an FPGA Software Defined Radio for 5G Demonstration,” *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 67, no. 2, pp. 280–284, 2019.
- [8] C. Erdogan, I. Myderrizi, and S. Minaei, “FPGA Implementation of BASK-BFSK-BPSK Digital Modulators [Testing Ourselves],” *IEEE Antennas Propag. Mag.*, vol. 54, no. 2, pp. 262–269, Apr. 2012.
- [9] S. Singh, S. Singh, Q. M. Ngo, and A. M. Mohammadi, “340-Gb/s PolSK-DP-DQPSK optical orthogonal modulation format with coherent direct detection for high capacity WDM optical network,” *Opt. Fiber Technol.*, vol. 52, p. 101936, Nov. 2019.
- [10] T. Xu *et al.*, “Analytical BER performance in differential n-PSK coherent transmission system influenced by equalization enhanced phase noise,” *Opt. Commun.*, vol. 334, pp. 222–227, Jan. 2015.
- [11] H. Wang, D. M. Kong, Y. Li, J. Wu, and J. T. Lin, “Simple asymmetric optical DQPSK modulation and demodulation scheme,” *Opt. Commun.*, vol. 288, pp. 17–22, Feb. 2013.
- [12] F. Wang *et al.*, “Performance research of mPPM-QPSK modulation signal for free space optical communication,” *Opt. Commun.*, vol. 457, p. 124646, Feb. 2020.
- [13] K. Li, B. Lin, and J. Ma, “DPSK modulated multiple apertures receiver system



for satellite-to-ground heterodyne optical communication,” *Opt. Commun.*, vol. 454, p. 124466, Jan. 2020.

- [14] K.-H. Mun, S.-M. Kang, and S.-K. Han, “DAPS-K-OFDM-based coherent PON and IFoF heterogeneous access network with PDM,” *Opt. Commun.*, vol. 456, p. 124678, Feb. 2020.
- [15] P. K. Choudhury and T. Z. Khan, “Symmetric 10 Gb/s wavelength reused bidirectional RSOA based WDM-PON with DPSK modulated downstream and OFDM modulated upstream signals,” *Opt. Commun.*, vol. 372, pp. 180–184, Aug. 2016.
- [16] T.-J. Lee *et al.*, “A Study on the Low Power Communication for Underwater Sensor Network,” in *2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing*, 2011, pp. 420–423.
- [17] Di Zeng, Shefeng Yan, Lijun Xu, and Zhen Zhang, “The low power DSP platform design of underwater acoustic communication system,” in *2016 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC)*, 2016, pp. 1–4.
- [18] P. Kumar and • Preetam Kumar, “Performance Evaluation of  $\pi/4$ -DQPSK OFDM over Underwater Acoustic Channels,” *Wirel. Pers. Commun.*, vol. 91, pp. 1137–1152, 2016.
- [19] T. W. Tedesso, R. Romero, and Z. Staples, “Analysis of a covert communication method utilizing non-coherent DPSK masked by pulsed radar interference,” in *ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings*, 2017, pp. 2082–2086.
- [20] U. Radher and B. K. Sujatha, “Performance Improvement of QPSK MODEM in AWGN Channel Implemented in FPGA,” in *2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT)*, 2019, vol. 1, no. 2, pp. 767–771.
- [21] S. N. Abdel-Razeq, A. S. Al-Azzeh, and R. Y. Ayyoub, “Study of QPSK Modulator and Demodulator in Wireless Communication System Using MATLAB,” *Int. J. Interact. Mob. Technol.*, vol. 7, no. 2, pp. 4–8, Apr. 2013.
- [22] Umesharaddy and B. K. Sujatha, “Optimization of QPSK MODEM with AWGN implemented in FPGA,” in *Proceedings of the International Conference on Inventive Systems and Control, ICISC 2017*, 2017, pp. 1–6.
- [23] G. H. Ibrahim, A. Hafez, and A. H. Khalil, “An ultra low power QPSK receiver based on super-regenerative oscillator with a novel digital phase detection technique,” *AEU - Int. J. Electron. Commun.*, vol. 67, no. 11, pp. 967–974, Nov. 2013.
- [24] F. Soltani, D. Patel, M. Menard, D. V. Plant, and A. G. Kirk, “Low-power DPSK modulation at 10 Gbps using a silicon photonic loop mirror modulator,” in *2016 IEEE Photonics Conference (IPC)*, 2016, pp. 619–620.
- [25] B. Sklar, “Digital Communication, Fundamentals and Applications,” in *Prentice*



Hall P T R, 2nd ed., no. 1132, New Jersey: Prentice Hall P T R, 1988, pp. 204–213.

- [26] N. Daldal, “A novel demodulation method for quadrate type modulations using a hybrid signal processing method,” *Phys. A Stat. Mech. its Appl.*, vol. 540, p. 122836, Feb. 2020.
- [27] R. S. Darmawan, P. Nugroho, and A. Suwastono, “Perancangan Modulator PI/4 Quadrature Phase Shift Keying Menggunakan Simulink,” Universitas Gadjah Mada, Yogyakarta, 2016.
- [28] A. Bondarev, I. Maksymiv, and T. Maksymyuk, “Method of improving the power efficiency of QPSK signals,” in *2016 13th International Conference on Modern Problems of Radio Engineering, Telecommunications and Computer Science (TCSET)*, 2016, vol. 6, pp. 253–255.
- [29] K. Bhandarkar and V. S. Rao, “Realization and performance analysis of FPGA based offset quadrature phase shift keying (OQPSK) modem,” in *2017 International Conference On Smart Technologies For Smart Nation (SmartTechCon)*, 2017, pp. 855–861.
- [30] Z. Ji, S. Zargham, and A. Liscidini, “Low-Power QPSK Transmitter Based on an Injection-Locked Power Amplifier,” in *ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)*, 2018, pp. 134–137.
- [31] A. Khanna, A. Jaiswal, and H. Jain, “Design and synthesis of bandwidth efficient QPSK modulator for low power VLSI design,” in *2015 2nd International Conference on Electronics and Communication Systems (ICECS)*, 2015, no. Icecs, pp. 1235–1240.
- [32] M. Calabria, M. Hadad, M. Funes, P. Donato, and D. Carrica, “Complete  $\pi/4$ -DQPSK modulation scheme implemented on an FPGA,” *Argentine Sch. Micro-Nanoelectronics Technol. Appl. (EAMTA)*, 2011, pp. 1–7, 2011.
- [33] S. O. Popescu, A. S. Gonțean, and D. Ianchis, “QPSK Modulator on FPGA,” *2011 IEEE 9th Int. Symp. Intell. Syst. Informatics*, pp. 359–364, 2011.
- [34] I. De León, G. Sotta, G. Eirea, and J. Pérez Acle, “Analysis and implementation of low-cost FPGA-based digital pulse-width modulators,” in *Conference Record - IEEE Instrumentation and Measurement Technology Conference*, 2014, pp. 1523–1528.
- [35] R. Mamarde and S. Khoje, “Implementing PSK and FSK Scheme in Zynq-7000 FPGA for SDR Applications,” in *Proceedings of the 2nd International Conference on Intelligent Computing and Control Systems, ICICCS 2018*, 2019, no. ICICCS, pp. 721–727.
- [36] V. Pareek, “A novel implementation of QPSK modulator on FPGA,” in *2016 IEEE Students’ Conference on Electrical, Electronics and Computer Science (SCEECS)*, 2016, pp. 1–4.
- [37] B. R. Jammu, H. K. Botcha, A. V. Sowjanya, and N. Bodasingi, “FPGA



implementation of BASK-BFSK-BPSK-DPSK digital modulators using system generator,” in *Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2017*, 2017.

- [38] H. Wang, “FPGA Implementation of Sequential Logic,” in *ECE 428 Programmable ASIC Design*, ECE-Department, Ed. Carbondale, Illinois: Southern Illinois University, 2013, p. 19.
- [39] R. Yao, Q. Wu, X. Zuo, Y. Zhang, and H. Liu, “A constellation design and optimization for simultaneously transmitting information and synchronization sequence,” in *2019 28th Wireless and Optical Communications Conference, WOCC 2019 - Proceedings*, 2019.
- [40] Z. Lei, H. Ding, H. Xiong, P. Yang, and L. Zheng, “Design and realization of synchronization technique for FH- $\pi/4$ -DQPSK communication system,” in *Proceedings of the 13th IEEE Conference on Industrial Electronics and Applications, ICIEA 2018*, 2018, pp. 2533–2538.
- [41] E. Setiawan, M. M. Latin, V. A. Mardiana, and T. Adiono, “Implementation of Baseband Transmitter Design based on QPSK Modulation on Zynq-7000 All-Programmable System-on-Chip,” in *2017 International Symposium on Electronics and Smart Devices (ISESD)*, 2017, pp. 138–143.
- [42] F. Quadri and A. D. Tete, “FPGA implementation of digital modulation techniques,” in *International Conference on Communication and Signal Processing, ICCSP 2013 - Proceedings*, 2013, pp. 913–917.
- [43] F. E. Sagcan, A. Bayram, and B. Sen, “FPGA implementation of Delta Sigma Modulation based all-digital RF transmitter for parallel magnetic resonance imaging,” in *European Microwave Week 2015: “Freedom Through Microwaves”, EuMW 2015 - Conference Proceedings; 2015 45th European Microwave Conference Proceedings, EuMC*, 2015, pp. 494–497.
- [44] S. O. Popescu, A. S. Gonțean, and G. Budura, “Simulation and implementation of a BPSK modulator on FPGA,” *SACI 2011 - 6th IEEE Int. Symp. Appl. Comput. Intell. Informatics, Proc.*, pp. 459–463, 2011.
- [45] S. O. Popescu, A. S. Gonțean, and D. Ianchis, “Implementation of a QPSK system on FPGA,” *SISY 2011 - 9th Int. Symp. Intell. Syst. Informatics, Proc.*, vol. 0, no. 3, pp. 365–370, 2011.
- [46] MarketWatch.Inc, “XLNX Stock Price,” *marketwatch.com*, 2020. [Online]. Available: <https://www.marketwatch.com/investing/stock/intc>. [Accessed: 25-Mar-2020].
- [47] M. Calabria, M. Hadad, M. Funes, P. Donato, and D. Carrica, “Complete pi/4-DQPSK modulation scheme implemented on an FPGA,” *Argentine School of Micro-Nanoelectronics Technology and Applications (EAMTA)*, 2011. pp. 1–7, 2011.
- [48] H. Guo-qing and Q. Tian-xi, “Implementation of DS/FH Communication Intermediate Frequency  $\pi/4$  DQPSK Modulation Based on FPGA,” in *The 2nd International Conference of Intelligent Control and Information Processing*,



2011, pp. 25–28.

- [49] T. Kazaz, M. Kulin, and M. Hadzalic, “Design and implementation of SDR based QPSK modulator on FPGA,” *2013 36th Int. Conv. Inf. Commun. Technol. Electron. Microelectron. MIPRO 2013 - Proc.*, pp. 513–518, 2013.
- [50] J. J. Anne and K. Batri, “Power reduction in sequential circuits using logic styles,” in *2016 10th International Conference on Intelligent Systems and Control (ISCO)*, 2016, pp. 1–4.
- [51] M. Gautam, U. Nirmal, and R. Jain, “Low power sequential circuits using improved clocked adiabatic logic in 180nm CMOS processes,” in *2016 International Conference on Research Advances in Integrated Navigation Systems (RAINS)*, 2016, pp. 1–4.
- [52] R. Singh and D. K. Sharma, “Ultra Low Power Reversible Dual Edge Triggered Flip Flop-Design and Implementation,” in *2018 2nd International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE)*, 2018, pp. 264–270.
- [53] L. Benini, G. DE Micheli, and P. Siegel, “Saving Power by Synthesizing Gated Clocks for Sequential Circuits,” *IEEE Des. Test Comput.*, vol. 11, no. 4, pp. 32–41, 1994.
- [54] B. Holdsworth and C. Woods, *Digital Logic Design*, 4th ed., no. 4. Boston: Newnes, 2002.
- [55] G. P. Ao, “The Basic Principle and FPGA Implementation of NCO,” in *2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control*, 2012, no. 3, pp. 90–94.
- [56] M. Saber, T. . Khan, and Y. Jitsumatsu, “A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Oscillator,” *SPIJ 2011 - Signal Process. An Int. J.*, no. 5, pp. 142–155, 2011.
- [57] A. Goldsmith, *Wireless Communications*. New York: Cambridge University Press, 2005.
- [58] H. H. Nguyen and E. Shwedyk, *A First Course in Digital Communications*, no. September. Cambridge: Cambridge University Press, 2009.
- [59] V. Prapulla, R. Bhattacharjee, and S. Nandi, “An Implementation of  $\Pi/4$  – DQPSK Modem on Fixed Point DSP,” 2004, p. 5.
- [60] Y. Xie *et al.*, “Crosstalk noise and bit error rate analysis for optical network-on-chip,” in *Proceedings of the 47th Design Automation Conference on - DAC '10*, 2010, p. 657.
- [61] A. Sudhir Babu and K. . Sambasiva Rao, “Evaluation of BER for AWGN, Rayleigh and Rician Fading Channels under Various Modulation Schemes,” *Int. J. Comput. Appl.*, vol. 26, no. 9, pp. 23–28, 2011.
- [62] J. Radatz, *The IEEE standard dictionary of electrical and electronics terms*. [New York, N.Y.]: Institute of Electrical and Electronics Engineers (IEEE), 1997.



- [63] S. Lattice, “Numerically Controlled Oscillator IP Core User’s Guide,” Oregon, 2010.
- [64] G. Popek and M. Kampik, “Low-Spur Numerically Controlled Oscillator Using Taylor Series Approximation,” *Ratio*, no. October, pp. 17–20, 2009.
- [65] F. Wikimedia, “Numerically-controlled oscillator,” *Wikipedia*, 2019. [Online]. Available: [https://en.wikipedia.org/wiki/Numerically-controlled\\_oscillator](https://en.wikipedia.org/wiki/Numerically-controlled_oscillator). [Accessed: 04-Apr-2020].
- [66] MathWorks, “NCO HDL Optimized,” *MathWorks Help Center Documentation*, 2013. [Online]. Available: <https://www.mathworks.com/help/dsp/ref/ncohdloptimized.html>. [Accessed: 04-Apr-2020].
- [67] R. J. Yanti, “Analisis Proses Gaussian untuk Prediksi Peletakan Sensor Termal pada Ruang Kelas Berbasis CFD,” Universitas Gadjah Mada, 2020.
- [68] MathWorks, “Sine Wave,” *MathWorks Help Center Documentation*, 2006. [Online]. Available: <https://www.mathworks.com/help/dsp/ref/sinewave.html>. [Accessed: 04-Apr-2020].
- [69] D. Roddy, *Satellite Communications*, 3rd ed. New York: McGraw-Hill, 2001.
- [70] Altera, “PowerPlay Power Analysis,” in *Quartus II Handbook Version 11.1*, 1st ed., vol. 3, San Jose: Altera Corporation, 2011, pp. 8–2.
- [71] Wikipedia, “Static Core,” *Wikipedia*, 2018. [Online]. Available: [https://en.wikipedia.org/w/index.php?title=Static\\_core&oldid=823652649](https://en.wikipedia.org/w/index.php?title=Static_core&oldid=823652649). [Accessed: 01-Apr-2020].
- [72] N. Instruments, “Configurable Logic Blocks (CLBs) on an FPGA,” *LABVIEW Communications System Design Suite 5.0 Manual*. [Online]. Available: [www.ni.com/documentation/en/labview-comms/latest/fpga-targets/configurable-logic-blocks/](http://www.ni.com/documentation/en/labview-comms/latest/fpga-targets/configurable-logic-blocks/). [Accessed: 07-Jul-2020].
- [73] Altera, “Welcome to Quartus II Software,” *Quartus II Software Help v13.0*, 2013. [Online]. Available: [https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/meregdedProjects/quartus/gl\\_quartus\\_welcome.htm](https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/meregdedProjects/quartus/gl_quartus_welcome.htm). [Accessed: 07-Jul-2020].