UNIVERSITAS GADJAH MADA
PERANCANGAN PHASE-LOCKED LOOP PADA PITA MEDICAL IMPLANT COMMUNICATION SERVICE UNTUK IMPLANTABLE SENSOR
Ariq Fadhilah Jeha, Dzuhri Radityo Utomo, S.T., M.Sc., Ph.D. ; Ir. Sigit Basuki Wibowo, S.T., M.Eng., Ph.D., IPM.
Universitas Gadjah Mada, 2026 | Diunduh dari http://etd.repository.ugm.ac.id/

DAFTAR PUSTAKA

[1] S. Arar, "Preventing runt pulses in phase/frequency detectors," *All About Circuits*, Apr. 2026. [Online]. Available: https://www.allaboutcircuits.com/technical-articles/preventing-runt-pulses-in-phase-frequency-detectors/

[2] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York: McGraw-Hill, 2001.

[3] N. Kamal, "Reference spurs in an integer-n phase-locked loop : analysis, modelling and design." 2013. [Online]. Available: https://api.semanticscholar.org/CorpusID:114155828

[4] P. D. Bradley, "Wireless medical implant technology — recent advances and future developments," in *2011 Proceedings of the ESSCIRC (ESSCIRC)*, 2011, pp. 37–41.

[5] H. Savci, A. Sula, Z. Wang, N. Dogan, and E. Arvas, "Mics transceivers: regulatory standards and applications [medical implant communications service]," in *Proceedings. IEEE SoutheastCon, 2005.*, 2005, pp. 179–182.

[6] V. De Santis and M. Feliziani, "Intra-body channel characterization of medical implant devices," in *10th International Symposium on Electromagnetic Compatibility*, 2011, pp. 816–819.

[7] X. Fang, X. Du, M. Bärhold, Q. Wang, and D. Plettemeier, "Mics-band helical dipole antenna for biomedical implants," *IEEE Antennas and Wireless Propagation Letters*, vol. 21, no. 12, pp. 2502–2506, 2022.

[8] B. S. Choudhury and S. K. Maity, "A 405mhz integer-n cmos pll for implantable biomedical application," in *2015 IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS)*, 2015, pp. 509–513.

[9] J. Yang and E. Skafidas, "A low power mics band phase-locked loop for high resolution retinal prosthesis," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 7, no. 4, pp. 513–525, 2013.

[10] R. Ma, N. El Agroudy, M. Becker, N. Joram, and F. Ellinger, "A 401-406 mhz wireless transceiver analogue front-end for medical implantable applications," in *2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)*, 2021, pp. 1–4.

[11] H. Sutoh, K. Yamakoshi, and M. Ino, "A 0.25 /spl mu/m cmos/simox pll clock generator embedded in a gate array lsi with 5 to 400 mhz lock range," in *Proceedings of CICC 97 - Custom Integrated Circuits Conference*, 1997, pp. 41–44.

[12] A. Gundel and W. N. Carr, "A low jitter cmos pll clock synthesizer with 20-400 mhz locking range," in *2007 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2007, pp. 3111–3114.

[13] B. Goyal, S. Suman, and P. K. Ghosh, "Design of charge pump pll using improved performance ring vco," in *2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)*, 2016, pp. 3254–3258.

UNIVERSITAS
GADJAH MADA
PERANCANGAN PHASE-LOCKED LOOP PADA PITA MEDICAL IMPLANT COMMUNICATION SERVICE UNTUK IMPLANTABLE SENSOR
Ariq Fadhilah Jeha, Dzuhri Radityo Utomo, S.T., M.Sc., Ph.D. ; Ir. Sigit Basuki Wibowo, S.T., M.Eng., Ph.D., IPM.
Universitas Gadjah Mada, 2026 | Diunduh dari http://etd.repository.ugm.ac.id/

[14] D. Banerjee, *PLL Performance, Simulation, and Design*, 5th ed. Indianapolis, IN: Dog Ear Publishing, 2017.

[15] M. K. Hati and T. K. Bhattacharyya, "Implementation of a digital $\Delta\Sigma$ modulator and programmable prescaler divider circuit for a fractional-n pll," in *IEEE International Conference on VLSI Design*, 2016.

[16] Y.-C. Huang, C.-F. Liang, and P.-Y. Wang, "A 1v fractional-n pll with nonlinearity-insensitive modulator," in *IEEE International Solid-State Circuits Conference (ISSCC)*, 2016.

[17] H. R. Kooshkaki and P. P. Mercier, "A 0.55mw fractional-n pll with a dc-dc powered class-d vco achieving better than -66dbc fractional and reference spurs for nb-iot," in *IEEE Custom Integrated Circuits Conference (CICC)*, 2019.

[18] A. K. Chaudhary and M. Kumar, "Design and implementation of adpll for digital communication applications," in *2017 2nd International Conference for Convergence in Technology (I2CT)*, 2017, pp. 397–401.

[19] K. Lata and M. Kumar, "Adpll design and implementation on fpga," in *2013 International Conference on Intelligent Systems and Signal Processing (ISSP)*, 2013, pp. 272–277.

[20] C.-C. Chung, W.-S. Su, and C.-K. Lo, "A 0.52/1 v fast lock-in adpll for supporting dynamic voltage and frequency scaling," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 1, pp. 408–412, 2016.

[21] J.-H. Kim, Y.-H. Kwak, M. Kim, S.-W. Kim, and C. Kim, "A 120-mhz–1.8-ghz cmos dll-based clock generator for dynamic frequency scaling," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 9, pp. 2077–2082, 2006.

[22] J.-H. Chae, G.-M. Hong, J. Park, M. Kim, H. Ko, W.-Y. Shin, H. Chi, D.-K. Jeong, and S. Kim, "A 1.74mw/ghz 0.11–2.5ghz fast-locking, jitter-reducing, 180° phase-shift digital dll with a window phase detector for lpddr4 memory controllers," in *2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2015, pp. 1–4.

[23] B. Mesgarzadeh and A. Alvandpour, "A low-power digital dll-based clock generator in open-loop mode," *IEEE Journal of Solid-State Circuits*, vol. 44, no. 7, pp. 1907–1913, 2009.

[24] R. Magerramov and V. Zaitsev, "Research parameters of a pll system based on active and passive low-pass filter in 0.25-um cmos technology," in *2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus)*, 2021, pp. 2587–2589.

[25] A. S. Sedra and K. C. Smith, *Microelectronic Circuits*, 7th ed. New York: Oxford University Press, 2015.

[26] S. Suman, K. G. Sharma, and P. K. Ghosh, "Design of pll using improved performance ring vco," in *2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)*, 2016, pp. 3478–3483.

UNIVERSITAS
GADJAH MADA
PERANCANGAN PHASE-LOCKED LOOP PADA PITA MEDICAL IMPLANT COMMUNICATION SERVICE UNTUK IMPLANTABLE SENSOR
Ariq Fadhilah Jeha, Dzuhri Radityo Utomo, S.T., M.Sc., Ph.D. ; Ir. Sigit Basuki Wibowo, S.T., M.Eng., Ph.D., IPM.
Universitas Gadjah Mada, 2026 | Diunduh dari http://etd.repository.ugm.ac.id/

[27] T. Miyazaki, M. Hashimoto, and H. Onodera, "A performance comparison of plls for clock generation using ring oscillator vco and lc oscillator in a digital cmos process," in *ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)*, 2004, pp. 545–546.

[28] A. Kumar, K. Thakur, and R. Chandel, "Performance analysis of voltage-controlled ring, current-starved, and lc-tank oscillators in cmos phase-locked loop design," in *2025 8th World Engineering Conference on Contemporary Technologies (WECON)*, 2025, pp. 1–6.

[29] S. Suman, K. G. Sharma, and P. K. Ghosh, "Analysis and design of current starved ring vco," in *2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)*, 2016, pp. 3222–3227.

[30] N. Kamal, S. Al-Sarawi, and D. Abbott, "Accurate reference spur estimation using behavioural modelling," in *2012 Third International Conference on Intelligent Systems Modelling and Simulation*, 2012, pp. 705–710.

[31] D. I. Sotskov and V. V. Elesin, "A behavioral model of integer-n pll frequency synthesizer for reference spur level simulation," in *2016 International Siberian Conference on Control and Communications (SIBCON)*, 2016, pp. 1–4.

[32] B. Ghafari, L. Koushaeian, and F. Goodarzy, "An ultra low power and small size PLL for wearable and implantable medical sensors," in *Proc. IEEE Consumer Communications and Networking Conference (CCNC)*, 2012, pp. 409–412.

[33] P. Yang, Y. Guo, H. Jiang, and Z. Wang, "A 360–456 mhz pll frequency synthesizer with digitally controlled charge pump leakage calibration," in *2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2019, pp. 285–286.