UNIVERSITAS
GADJAH MADA
**Design and Analysis of a Low-Power 45 nm CMOS LNA for 2.4 GHz BLE Receivers Using Inductive Degeneration and PCSNIM Technique**
Cornelia Zefanya, Dzuhri Radityo Utomo, S.T., M.S., Ph.D.;Ir. Prapto Nugroho, S.T., M.Eng., D.Eng., IPM.
**Universitas Gadjah Mada, 2026 | Diunduh dari http://etd.repository.ugm.ac.id/**

# CONTENTS

ENDORSEMENT PAGE ..... ii
PAGE OF DEDICATION ..... iv
PREFACE ..... vi
CONTENTS ..... vii
LIST OF TABLES ..... x
LIST OF FIGURES ..... xi
NOMENCLATURE AND ABBREVIATION ..... xiv
INTISARI ..... xv
ABSTRACT ..... xvi
CHAPTER I INTRODUCTION ..... 1
1.1 Background ..... 1
1.2 Problem Statement ..... 2
1.3 Research Objective ..... 3
1.4 Design Specifications ..... 3
1.5 Research Constraints ..... 3
1.5.1 Technology and Design Environment ..... 3
1.5.2 Application Scope ..... 4
1.5.3 Circuit Topology ..... 4
1.5.4 Design Targets ..... 4
1.5.5 Performance Evaluation ..... 4
1.5.6 Validation Scope ..... 4
1.6 Research Benefit ..... 4
1.6.1 Academic Benefits ..... 4
1.6.2 Practical Benefits ..... 4
1.7 Thesis Organization ..... 5
CHAPTER II LITERATURE REVIEW AND THEORETICAL BACKGROUNDS 6
2.1 Literature Review ..... 6
2.2 Theoretical Backgrounds ..... 8
2.2.1 Bluetooth Low Energy ..... 8
2.2.2 Receiver Front-End Architecture ..... 9
2.2.3 LNA Design Parameters ..... 10
2.2.3.1 Noise Figure ..... 10
2.2.3.2 S-Parameters ..... 10
2.2.3.3 Stability ..... 11
2.2.3.4 Linearity ..... 12
2.2.3.5 Power Consumption ..... 13

UNIVERSITAS
GADJAH MADA
**Design and Analysis of a Low-Power 45 nm CMOS LNA for 2.4 GHz BLE Receivers Using Inductive Degeneration and PCSNIM Technique**
Cornelia Zefanya, Dzuhri Radityo Utomo, S.T., M.S., Ph.D.;Ir. Prapto Nugroho, S.T., M.Eng., D.Eng., IPM.
**Universitas Gadjah Mada, 2026 | Diunduh dari http://etd.repository.ugm.ac.id/**

2.2.4 LNA Topologies ..... 13
2.2.4.1 Common Gate LNA ..... 13
2.2.4.2 Common Source LNA ..... 14
2.2.4.3 Inductively Degenerated Common Source ..... 16
2.2.5 LNA Design Techniques ..... 18
2.2.5.1 Simultaneous Noise and Input Matching ..... 19
2.2.5.2 Power-Constrained Simultaneous Noise and Input Matching ..... 20
CHAPTER III RESEARCH METHODOLOGY ..... 22
3.1 Design Environment ..... 22
3.1.1 Software Tools and Simulation Environment ..... 22
3.1.2 Process Design Kit (gpdk045) ..... 23
3.2 Research Methodology ..... 23
3.2.1 Overall Research Flow ..... 23
3.2.2 Design Specifications ..... 24
3.2.3 Topology Selection ..... 25
3.2.4 PCSNIM Design Methodology ..... 26
3.2.5 Component Sizing and Parametric Optimization ..... 27
3.2.6 Schematic Design and Pre-Layout Verification ..... 27
3.2.7 Physical Layout Design ..... 29
3.2.8 Physical Verification (DRC and LVS) ..... 29
3.2.9 Parasitic Extraction ..... 29
3.2.10 Post-Layout Verification ..... 29
CHAPTER IV DESIGN IMPLEMENTATION RESULTS ..... 31
4.1 Bias Voltage Selection and Component Sizing ..... 31
4.1.1 Gate Bias Voltage ($V_{GS}$) ..... 31
4.1.2 Number of Transistor Fingers ($n_f$) ..... 33
4.1.3 External Gate Capacitance ($C_{ex}$) ..... 34
4.1.4 Source Degeneration Inductor ($L_s$) ..... 36
4.1.5 Gate Inductor ($L_g$) ..... 37
4.1.6 Drain Inductor ($L_d$) ..... 38
4.1.7 Drain Capacitance ($C_d$) ..... 38
4.1.8 Summary of Parametric Sweep Results ..... 39
4.2 Component Tuning ..... 40
4.2.1 Ideal Component Values and Simulation Result ..... 40
4.2.2 Performance Degradation under Direct Real Component Substitution ..... 43
CHAPTER V PHYSICAL IMPLEMENTATION AND PERFORMANCE EVALUATION ..... 44

UNIVERSITAS
GADJAH MADA
**Design and Analysis of a Low-Power 45 nm CMOS LNA for 2.4 GHz BLE Receivers Using Inductive Degeneration and PCSNIM Technique**
Cornelia Zefanya, Dzuhri Radityo Utomo, S.T., M.S., Ph.D.;Ir. Prapto Nugroho, S.T., M.Eng., D.Eng., IPM.
**Universitas Gadjah Mada, 2026 | Diunduh dari http://etd.repository.ugm.ac.id/**

5.1 Non-Ideality Analysis ..... 44
5.1.1 Performance Degradation under Real Component Substitution .... 45
5.1.2 Identification of Dominant Degradation Source ..... 45
5.1.3 Root Cause Analysis and Design Constraint ..... 46
5.2 Real Component Implementation and Pre-Layout Simulation ..... 47
5.3 Layout Implementation ..... 50
5.4 Post-Layout Simulation Results ..... 52
CHAPTER VI CONCLUSION AND FUTURE WORKS ..... 57
6.1 Conclusion ..... 57
6.2 Future Works ..... 58
REFERENCES ..... 59