

## DAFTAR PUSTAKA

- [1] T. B. Brown, B. Mann, N. Ryder, M. Subbiah, J. Kaplan, P. Dhariwal, A. Neelakantan, P. Shyam, G. Sastry, A. Askell, S. Agarwal, A. Herbert-Voss, G. Krueger, T. Henighan, R. Child, A. Ramesh, D. M. Ziegler, J. Wu, C. Winter, C. Hesse, M. Chen, E. Sigler, M. Litwin, S. Gray, B. Chess, J. Clark, C. Berner, S. McCandlish, A. Radford, I. Sutskever, and D. Amodei, “Language models are few-shot learners,” in *Proceedings of the 34th International Conference on Neural Information Processing Systems*, ser. NIPS ’20. Red Hook, NY, USA: Curran Associates Inc., 2020.
- [2] T. Mohaidat and K. Khalil, “A survey on neural network hardware accelerators,” *IEEE Transactions on Artificial Intelligence*, vol. 5, no. 8, pp. 3801–3822, 2024.
- [3] E. Cui, T. Li, and Q. Wei, “Risc-v instruction set architecture extensions: A survey,” *IEEE Access*, vol. 11, pp. 24 696–24 711, 2023.
- [4] R.-V. Foundation, *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213*, 2019.
- [5] U. Sainz-Estebanez, U. Martinez-Corral, and K. Basterretxea, “Hardware coprocessor integration with neorv32: characterization for efficient implementation of risc-v-based ai socs,” in *2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)*, 2024, pp. 1–6.
- [6] V. Camus, C. Enz, and M. Verhelst, “Survey of precision-scalable multiply-accumulate units for neural-network processing,” in *2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)*, 2019, pp. 57–61.
- [7] Z. Niu, T. Zhang, H. Jiang, B. F. Cockburn, L. Liu, and J. Han, “Hardware-efficient logarithmic floating-point multipliers for error-tolerant applications,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 71, no. 1, pp. 209–222, 2024.
- [8] H. Zhang, H. Xiao, H. Qu, and S.-B. Ko, “Fpga-based approximate multiplier for efficient neural computation,” in *2021 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia)*, 2021, pp. 1–4.
- [9] F. Guella, E. Valpreda, M. Caon, G. Masera, and M. Martina, “Marlin: A co-design methodology for approximate reconfigurable inference of neural networks at the edge,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 71, no. 5, pp. 2105–2118, 2024.
- [10] R. RK, S. Sinha, and N. Rao, “Variable bit-precision vector extension for risc-v based processors,” in *2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc)*, 2021, pp. 114–121.
- [11] A. Verma, P. Sharma, and B. P. Das, “Risc-v core with approximate multiplier for error-tolerant applications,” in *2022 25th Euromicro Conference on Digital System Design (DSD)*, 2022, pp. 239–246.

- [12] W. Liu, F. Hu, G. Li, B. Xu, and X. Niu, "A deeply pipelined 64-bit multiplier for high-performance risc-v processors," in *2024 6th International Conference on Frontier Technologies of Information and Computer (ICFTIC)*, 2024, pp. 1246–1249.
- [13] D. Zoni and A. Galimberti, "Cost-effective fixed-point hardware support for risc-v embedded systems," *Journal of Systems Architecture*, vol. 126, p. 102476, 2022. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S1383762122000595>
- [14] Intel, *Nios® V Processor Reference Manual*, 2023.
- [15] F. Wu, J. Song, and H. Zhuang, "A new accelerator for convolution neural network," in *2021 40th Chinese Control Conference (CCC)*, 2021, pp. 7982–7985.
- [16] S. K. Mousavikia, E. Gholizadehazari, M. Mousazadeh, and S. B. O. Yalcin, "Instruction set extension of a riscv based soc for driver drowsiness detection," *IEEE Access*, vol. 10, pp. 58 151–58 162, 2022.
- [17] H. Sharma, J. Park, N. Suda, L. Lai, B. Chau, J. K. Kim, V. Chandra, and H. Esmailzadeh, "Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network," in *2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)*, 2018, pp. 764–775.
- [18] G. Armeniakos, G. Zervakis, D. Soudris, and J. Henkel, "Hardware approximate techniques for deep neural network accelerators: A survey," *ACM Comput. Surv.*, vol. 55, no. 4, Nov. 2022. [Online]. Available: <https://doi.org/10.1145/3527156>
- [19] S. Zhang, J. Gu, S. Yin, L. Liu, and S. Wei, "A multiple-precision multiply and accumulation design with multiply-add merged strategy for ai accelerating," in *2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC)*, 2021, pp. 229–234.
- [20] E. Manca, L. Urbinati, and M. R. Casu, "Accelerating mixed-precision qnn inference on risc-v mcus with the star-mac unit," *IEEE Access*, pp. 1–1, 2025.
- [21] S. S. P. Goswami, B. Paul, S. Dutt, and G. Trivedi, "Comparative review of approximate multipliers," in *2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA)*, 2020, pp. 1–6.
- [22] M. S. Ansari, V. Mrazek, B. F. Cockburn, L. Sekanina, Z. Vasicek, and J. Han, "Improving the accuracy and hardware efficiency of neural networks using approximate multipliers," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 28, no. 2, pp. 317–328, 2020.
- [23] J. N. Mitchell, "Computer multiplication and division using binary logarithms," *IRE Transactions on Electronic Computers*, vol. EC-11, no. 4, pp. 512–517, 1962.
- [24] "Ieee standard for floating-point arithmetic," *IEEE Std 754-2019 (Revision of IEEE 754-2008)*, pp. 1–84, 2019.
- [25] D. Patterson and J. Hennessy, *Computer Organization and Design RISC-V Edition: The Hardware/Software Interface*, 1st ed., S. Merken and N. McFadden, Eds. Elsevier, 04 2017. [Online]. Available: <https://www.elsevier.com/books/patterson/978-0-12-812275-4>

- [26] M. D. Ercegovac and T. Lang, "Chapter 8 - floating-point representation, algorithms, and implementations," in *Digital Arithmetic*, ser. The Morgan Kaufmann Series in Computer Architecture and Design, M. D. Ercegovac and T. Lang, Eds. San Francisco: Morgan Kaufmann, 2004, pp. 396–487. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9781558607989500105>
- [27] D. Goldberg, "What every computer scientist should know about floating-point arithmetic," *ACM Comput. Surv.*, vol. 23, no. 1, p. 5–48, Mar. 1991. [Online]. Available: <https://doi.org/10.1145/103162.103163>
- [28] R. Stallman and M. Free Software Foundation (Cambridge, *Using GCC: The GNU Compiler Collection Reference Manual*. Free Software Foundation, 2003. [Online]. Available: <https://books.google.co.id/books?id=ELnCPQAACAAJ>
- [29] T. Gross, "Floating-point arithmetic on a reduced-instruction-set processor," in *1985 IEEE 7th Symposium on Computer Arithmetic (ARITH)*, 1985, pp. 86–92.
- [30] X. Zeng and D. Yeung, "Sensitivity analysis of multilayer perceptron to input and weight perturbations," *IEEE Transactions on Neural Networks*, vol. 12, no. 6, pp. 1358–1366, 2001.
- [31] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, "The risc-v instruction set manual, volume i: User-level isa, version 2.1," Tech. Rep. UCB/EECS-2016-118, May 2016. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-118.html>
- [32] AMD, *UG1629 (v2025.2) November 20, 2025. MicroBlaze V Processor Reference Guide*, 2025.
- [33] YosysHQ, "PicoRV32 - A size-optimized RISC-V CPU," <https://github.com/YosysHQ/picorv32>, 2026, diakses: 2025-12-26.
- [34] OnChipUIS, "mriscvcore: A 32-bit RISC-V processor for mriscv project," <https://github.com/onchipuis/mriscvcore>, 2026, diakses: 2025-12-26.
- [35] S. Nolting, "The NEORV32 RISC-V Processor," <https://stnolting.github.io/neorv32/>, 2026, diakses: 2025-12-26.
- [36] "De0-nano fpga development and education kit," <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=593&PartNo=3>, diakses: 2025-12-26.
- [37] R. A. Fisher, "Iris," UCI Machine Learning Repository, 1936, DOI: <https://doi.org/10.24432/C56C76>.
- [38] K. B. Gorman, T. D. Williams, and W. R. Fraser, "Ecological sexual dimorphism and environmental variability within a community of antarctic penguins (genus *pygoscelis*)," *PLOS ONE*, vol. 9, no. 3, pp. 1–14, 03 2014. [Online]. Available: <https://doi.org/10.1371/journal.pone.0090081>