



## DAFTAR PUSTAKA

- Arif, S., Ngatelan, I. & Hidayatno, A., 2015, Perbandingan Kinerja Algoritma Lms Dan Nlms Untuk Peredaman Derau Secara Adaptif, , 9.
- Awasthy, A., 2022, VLSI Implementation of Multiplier and Adder Circuits with *Vedic* Algorithm Computation, *2022 1st International Conference on Electrical, Electronics, Information and Communication Technologies, ICEEICT 2022*, 1–4.
- Carry, M., Adder, C., Katreepalli, R. & Haniotakis, T., 2017, Power-Delay-Area Efficient Design of *Vedic* Multiplier using Adaptable, , 1418–1422.
- Cerezo, J.O., Morales, E.C. & Plaza, J.M.C., 2019, Control system in open-source FPGA for a self-balancing robot, *Electronics (Switzerland)*, 8, 2, 1–19.
- Chou, C., 2004, Introduction To Verilog Design, , 1–38.
- Dasharatha, M., Naik, B.R. & Reddy, N.S.S., 2017, Low power and area efficient FIR filter using adaptive LMS algorithm, *Proceedings of the 2017 IEEE International Conference on Communication and Signal Processing, ICCSP 2017*, 2018-January, 453–456.
- Ghina, P., Fuadah, K. & Hidayat, I., 2018, Algoritma Multiplikasi Kecepatan Tinggi Dengan Matematika *Vedic*, , 5, 3, 3808–3815.
- Haykin, S. & Widrow, B., 2003, *Least-Mean-Square Adaptive Filters*, Wiley.<https://books.google.co.id/books?id=U8X3mJtawUkC>.
- Katreepalli, R. & Haniotakis, T., 2017, Power-delay-area efficient design of *Vedic* multiplier using adaptable manchester carry chain adder, *Proceedings of the 2017 IEEE International Conference on Communication and Signal Processing, ICCSP 2017*, 2018-January, 1418–1422.
- Khadilkar, S. & Margala, M., 2022, Optimizing open-source FPGA CAD tools, *2022 IEEE High Performance Extreme Computing Conference, HPEC 2022*, 1–4.
- Kokkula, A. & Potladurthy, S.P., 2023, Implementation of Delayed LMS algorithm based Adaptive filter using Verilog HDL, *Proceedings of the 17th INDIACom; 2023 10th International Conference on Computing for Sustainable Global Development, INDIACom 2023*, 995–1000.
- Kumar, K., Ramkumar, K.R. & Kaur, A., 2020, A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA, *ICRITO 2020 - IEEE 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)*, 182–185.
- Lin, B., Tang, X. & Huang, X., 2016, Research on Fiber Optic Gyroscope Adaptive Filtering Algorithm Based on FPGA, *Proceedings - 2015 International*



*Conference on Computational Intelligence and Communication Networks, CICN 2015, 1354–1357.*

- Liu, Y., Sun, H., Liu, L. & Ma, Y., 2023, Implementation of LMS Algorithm Based Adaptive Filter Using Verilog HDL, *Proceedings of 2023 IEEE 16th International Conference on Electronic Measurement and Instruments, ICEMI 2023, 463–467.*
- Madisetti, E.V.K., Williams, D.B. & Douglas, S.C., 1999, "Introduction to Adaptive Filters" Digital Signal Processing Handbook, *"Introduction to Adaptive Filters" Digital Signal Processing Handbook Ed. Vijay K. Madisetti and Douglas B. Williams Boca Raton: CRC Press LLC, 1999.*
- Moses, L.E. & Mann, H.B., 1951, Analysis and Design of Experiments, *The American Journal of Psychology, 64, 2, 306.*
- Osman, M.N.S., Halim, I.S.A., Hassan, S.L.M., Rahim, A.A.A. & Abdullah, N.E., 2019, Implementation least means square algorithm for real-time active noise cancellation on FPGA, *2019 4th International Conference on Information Technology, Information Systems and Electrical Engineering, ICITISEE 2019, 6, 91–94.*
- Pavuluri, M.K. & Prasanthi, B.S., 2017, Low latency area efficient adaptive LMS filter using FPGA, *Proceedings of the 2017 IEEE International Conference on Communication and Signal Processing, ICCSP 2017, 2018-January, 114–116.*
- Putra, A.E. & Noor, S., 2011, Implementasi Sistem Penghilang Derau Adaptif Menggunakan Algoritma LMS pada FPGA Altera Flex10KLC84, , 1–6.
- Rezaei, S., Moharreri, S. & Ghorshi, A., 2015, Designing the FPGA-based system for Triangle Phase space Mapping (TPSM) of heart rate variability (HRV) signal, *2015 38th International Conference on Telecommunications and Signal Processing, TSP 2015, 1–4.*
- Saiz-Vela, A., Fontova, P., Palleja, T., Tresanchez, M., Garriga, J.A. & Roig, C., 2020, A low-cost development platform to design digital circuits on FPGAs using open-source software and hardware tools, *Proceedings - 2020 14th Technologies Applied to Electronics Teaching Conference, TAE 2020.*
- Singh, P., Dinendra, C., Hemanth, R.J. & Vivek, N.M., 2022, Design Of High-Speed Vedic Multiplier Using Urdhva Tiryakbhyam Sutra, *2022 1st International Conference on Electrical, Electronics, Information and Communication Technologies, ICEEICT 2022, 1–5.*
- Vinitha, C.S. & Sharma, R.K., 2020, Area and Energy-efficient Approximate Distributive Arithmetic architecture for LMS Adaptive FIR Filter, *2020 International Conference for Emerging Technology, INCET 2020, 1–5.*
- Zhang, J. & Qu, G., 2019, Recent Attacks and Defenses on FPGA-based Systems, *ACM Transactions on Reconfigurable Technology and Systems, 12, 3.*