

## DAFTAR PUSTAKA

- Abbas Al-Sammarraie, N., Mahdi Hadi Al-Mayali, Y., & ABaker El-Ebiary, Y. (2018). *Classification and diagnosis using back propagation Artificial Neural Networks (ANN) algorithm*. <https://doi.org/10.1109/ICSCEE.2018.8538383>
- Adiono, T., Meliolla, G., Setiawan, E., & Harimurti, S. (2018). *Design of Neural Network Architecture using Systolic Array Implemented in Verilog Code*. <https://doi.org/10.1109/ISESD.2018.8605478>
- Chen, S., Hu, W., & Li, Z. (2019). *High Performance Data Encryption with AES Implementation on FPGA*. 2019 IEEE 5th Intl Conference on Big Data Security on Cloud (BigDataSecurity), IEEE Intl Conference on High Performance and Smart Computing, (HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS), 149–153. <https://doi.org/10.1109/BigDataSecurity-HPSC-IDS.2019.00036>
- Chua, S. H., Teo, T. H., Tiruye, M. A., & Wey, I. C. (2022). *Systolic Array Based Convolutional Neural Network Inference on FPGA*. *Proceedings - 2022 IEEE 15th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoc 2022*, 128–133. <https://doi.org/10.1109/MCSoc57363.2022.00029>
- Dharmaputra, A., Indwiarti, Kurniawan, W. Y., Vidyana, A. N., Sugianta, I. K. A., & Gunawan, P. H. (2024). *Predicting Stunting Prevalence in Indonesia Using XGBoost and Artificial Neural Networks*. 2024 International Conference on Intelligent Cybernetics Technology & Applications (ICICyTA), 641–646. <https://doi.org/10.1109/ICICYTA64807.2024.10913343>
- Dongare, A. D., Kharde, R. R., & Kachare, A. D. (2012). *Introduction to Artificial Neural Network*. In *Certified International Journal of Engineering and Innovative Technology (IJEIT) (Vol. 9001, Issue 1)*. <https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=04d0b6952a4f0c7203577afc9476c2fcab2cba06>
- Ebeling, W. H. C., & Borriello, G. (1993). *Field programmable gate array (Issue US5208491A)*. <https://patents.google.com/patent/US5208491A>
- Foukalas, F. (2025). *A Survey of Artificial Neural Network Computing Systems*. In *Cognitive Computation (Vol. 17, Issue 1)*. Springer. <https://doi.org/10.1007/s12559-024-10383-0>
- He, F., Ding, K., He, X., Chen, M., Mao, K., & Zhang, Q. (2024). *A Novel Self-Attentive Neural Network Hardware Accelerator for Edge Computing*. 2024 IEEE 4th International Conference on Data Science and Computer Application, ICDSCA 2024, 477–482. <https://doi.org/10.1109/ICDSCA63855.2024.10859467>
- Ishimura, T., & Kanasugi, A. (2010). *A design and simulation for dynamically reconfigurable systolic array*. *International Journal of Information Processing and Management*, 1(2), 18–24. <https://doi.org/10.4156/ijipm.vol1.issue2.2>
- Kalbasi, M. (2024). *Architectural Insights: Comparing Weight Stationary and Output Stationary Systolic Arrays for Efficient Computation*. 15th International Conference on Information and Knowledge Technology, IKT 2024, 146–150. <https://doi.org/10.1109/IKT65497.2024.10892683>

- Li, Wenzheng., & Zuo, Guomin. (2019). *Signboard Detection and Text Recognition Using Artificial Neural Networks*. Institute of Electrical and Electronics Engineers, Inc. <https://doi.org/10.1109/ICEIEC.2019.8784625>
- Li, Z., Lemaire, E., Abderrahmane, N., Bilavarn, S., & Miramond, B. (2022). *Efficiency analysis of artificial vs. Spiking Neural Networks on FPGAs*. *Journal of Systems Architecture*, 133. <https://doi.org/10.1016/j.sysarc.2022.102765>
- Mekic, E., & Mekic, E. (2014). *Application of Ann in Australian Credit Card Approval*. <https://www.researchgate.net/publication/266951890>
- Mohaidat, T., & Khalil, K. (2024). *A Survey on Neural Network Hardware Accelerators*. *IEEE Transactions on Artificial Intelligence*, 5(8), 3801–3822. <https://doi.org/10.1109/TAI.2024.3377147>
- Nassif, A. B., Shahin, I., Attili, I., Azzeh, M., & Shaalan, K. (2019). *Speech Recognition Using Deep Neural Networks: A Systematic Review*. *IEEE Access*, 7, 19143–19165. <https://doi.org/10.1109/ACCESS.2019.2896880>
- Nazrin, M., Md, B., Rizalafande, I., Ismail, C., Idris, N., Anuar, S., Murad, Z., & Jambek, A. B. (2015). *Chapter 5 Field Programmable Gate Array (FPGA): From Conventional to Modern Architectures*. <https://www.researchgate.net/publication/290929451>
- Panda, P., Sahoo, D., & Sahoo, D. (2024). *Automating Fault Prediction in Software Testing Using Machine Learning Techniques: A Real-World Applications*. *2nd International Conference on Sustainable Computing and Smart Systems, ICSCSS 2024 - Proceedings*, 841–844. <https://doi.org/10.1109/ICSCSS60660.2024.10625524>
- Panhwar, M. A., Memon, K. A., Abro, A., Zhongliang, D., Khuhro, S. A., & Memon, S. (2019). *2019 IEEE 9th International Conference on Electronics Information and Emergency Communication*. IEEE. <https://doi.org/10.1109/ICEIEC.2019.8784625>
- Rovshenov, A., & Peker, S. (2022). *Performance Comparison of Different Machine Learning Techniques for Early Prediction of Breast Cancer using Wisconsin Breast Cancer Dataset*. *2022 3rd International Informatics and Software Engineering Conference (IISEC)*, 1–6. <https://doi.org/10.1109/IISEC56263.2022.9998248>
- Ruiz-Rosero, J., Ramirez-Gonzalez, G., & Khanna, R. (2019). *Field programmable gate array applications-A scientometric review*. *Computation*, 7(4), 1–111. <https://doi.org/10.3390/COMPUTATION7040063>
- Seong, G., Park, J. K., & Kim, J. T. (2023). *FPGA Implementation of Cycle-Reduced Diagonal Data Flow Systolic Array for Edge Device AI*. *Proceedings - International SoC Design Conference 2023, ISOCC 2023*, 99–100. <https://doi.org/10.1109/ISOCC59558.2023.10396567>
- Sestito, C., Agwa, S., & Prodromakis, T. (2025). *TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Architecture and Hardware Implementation*. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 72(5), 2263–2273. <https://doi.org/10.1109/TCSI.2024.3522351>

- Shapri, A. H. M., Rahman, N. A. Z., & Mazalan, M. (2011). *Performance Study of Two-Dimensional Orthogonal Systolic Array Matric Multiplication*. In *CCIS* (Vol. 252). [https://doi.org/10.1007/978-3-642-25453-6\\_1](https://doi.org/10.1007/978-3-642-25453-6_1)
- Shomron, G., Horowitz, T., & Weiser, U. (2019). *SMT-SA: Simultaneous Multithreading in Systolic Arrays*. *IEEE Computer Architecture Letters*, 18(2), 99–102. <https://doi.org/10.1109/LCA.2019.2924007>
- Stehle, K., Schindler, G., & Fröning, H. (2020). *On the Difficulty of Designing Processor Arrays for Deep Neural Networks*. *Communications in Computer and Information Science*, 1325, 229–240. [https://doi.org/10.1007/978-3-030-66770-2\\_17](https://doi.org/10.1007/978-3-030-66770-2_17)
- Tang, M., & Liu, S. (2022). *A dynamic computational memory address architecture for systolic array CNN accelerators*. *IEEE*. <https://doi.org/10.1109/HPCC-DSS-SMARTCITY-DEPENDSYS57074.2022.00205>
- Ting Ng, Y., Tumian, A., & Ho, E. T. W. (2024). *Hardware Accelerator for Deep Neural Networks on Edge Devices Based on RISC-V Open Standard Instruction Set Architecture*. *IEEE Region 10 Annual International Conference, Proceedings/TENCON*, 370–373. <https://doi.org/10.1109/TENCON61640.2024.10902763>
- Ueno, T., del Sozzo, E., & Sano, K. (2024). *Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA Plane*. *ACM International Conference Proceeding Series*, 84–94. <https://doi.org/10.1145/3635035.3637285>
- Uma, N. (2023). *A Hybrid Approach for Medical Image Classification using Support Vector Machines and Artificial Neural Networks*. *Proceedings of the 4th International Conference on Smart Electronics and Communication, ICOSEC 2023*, 1578–1582. <https://doi.org/10.1109/ICOSEC58147.2023.10276063>
- Vieira, S., Pinaya, W. H. L., & Mechelli, A. (2017). *Using deep learning to investigate the neuroimaging correlates of psychiatric and neurological disorders: Methods and applications*. *Neuroscience & Biobehavioral Reviews*, 74, 58–75. <https://doi.org/https://doi.org/10.1016/j.neubiorev.2017.01.002>
- Wan, Y., Chen, J., Yang, X., Zhang, H., Huang, C., & Xie, X. (2025). *DSA-CNN: an fpga-integrated deformable systolic array for convolutional neural network acceleration*. *Applied Intelligence*, 55(1). <https://doi.org/10.1007/s10489-024-05898-w>
- Wang, Z., Zhong, Y., Chen, G., Feng, S., Yang, Y., Cui, X., & Wang, Y. (2024). *A Hybrid Heterogeneous Neural Network Accelerator based on Systolic Array*. *2024 IEEE 6th International Conference on AI Circuits and Systems, AICAS 2024 - Proceedings*, 154–158. <https://doi.org/10.1109/AICAS59952.2024.10595910>
- Wu, Y. (2014). *Introduction to Neural Network Algorithm*. <https://einsteinmed.edu/uploadedFiles/labs/Yaohao-Wu/Lecture%209.pdf>
- Yang, C., Yang, Y., Yang, W., Huang, L., & Li, Y. (2023). *A General-Purpose CNN Accelerator Based on Improved Systolic Array for FPGAs*. 529–533. <https://doi.org/10.1109/icicm56102.2022.10011386>



- Ye, C. (2022). Real-time Image Edge Detection System Design and Algorithms for Artificial Intelligence FPGAs. Proceedings - 2022 International Conference on Artificial Intelligence of Things and Crowdsensing, AIoTCs 2022, 476–481. <https://doi.org/10.1109/AIoTCs58181.2022.00081>*
- Zhao, J., & Zhang, B. (2021). Application and Study of artificial neural network intelligent control. Journal of Physics: Conference Series, 1948(1). <https://doi.org/10.1088/1742-6596/1948/1/012003>*