

## DAFTAR ISI

|   |      |
|---|------|
| HALAMAN PENGESAHAN.....                                     | i    |
| PERNYATAAN BEBAS PLAGIASI.....                              | ii   |
| KATA PENGANTAR.....   | iii  |
| DAFTAR ISI .....  | v    |
| DAFTAR GAMBAR .....   | viii |
| DAFTAR TABEL.....   | x    |
| INTISARI.....   | xi   |
| ABSTRACT .....  | xii  |
| BAB I PENDAHULUAN .....                                     | 1    |
| 1.1 Latar Belakang .....                                    | 1    |
| 1.2 Rumusan Masalah .....                                   | 5    |
| 1.3 Batasan Masalah.....                                    | 5    |
| 1.4 Tujuan Penelitian.....                                  | 6    |
| 1.5 Manfaat Penelitian .....                                | 6    |
| 1.6 Metodologi Penelitian .....                             | 6    |
| 1.7 Sistematika Penulisan .....                             | 7    |
| BAB II TINJAUAN PUSTAKA .....                               | 9    |
| BAB III LANDASAN TEORI.....                                 | 17   |
| 3.1 <i>Physical Unclonable Functions (PUF)</i> .....        | 17   |
| 3.2 <i>Arbiter PUF</i> .....                                | 18   |
| 3.3 <i>Challenge-Respons Pair (CRP)</i> .....               | 19   |
| 3.4 Field Programmable Gate Array (FPGA) .....              | 20   |
| 3.5 Nexys A7-100T .....                                     | 22   |
| 3.6 <i>VHSIC Hardware Description Language (VHDL)</i> ..... | 23   |
| BAB IV ANALISIS DAN RANCANGAN SISTEM .....                  | 25   |
| 4.1 Analisis Sistem.....                                    | 25   |
| 4.2 Alat dan Bahan.....                                     | 26   |
| 4.3 Tahapan Penelitian .....                                | 27   |
| 4.4 Rancangan Model Sistem.....                             | 27   |

|                                   |   |    |
|-----------------------------------|---|----|
| 4.4.1                             | <i>Top Level Design</i> .....                             | 28 |
| 4.4.2                             | <i>Data Path (Arbiter PUF)</i> .....                      | 29 |
| 4.4.3                             | <i>Control Unit</i> .....                                 | 29 |
| 4.4.4                             | <i>Graphical User Interface (GUI)</i> .....               | 31 |
| 4.4.5                             | Mekanisme Kerja Sistem .....                              | 33 |
| 4.5                               | Implementasi Sistem .....                                 | 34 |
| 4.6                               | Pengujian Sistem .....                                    | 35 |
| BAB V IMPLEMENTASI .....          |   | 39 |
| 5.1                               | Implementasi Perangkat Keras .....                        | 39 |
| 5.2                               | Implementasi <i>Top Level System</i> FPGA .....           | 39 |
| 5.3                               | Implementasi <i>Data Path (Arbiter PUF)</i> .....         | 40 |
| 5.4                               | Modul Register (Input/Output) .....                       | 42 |
| 5.5                               | Modul UART RX/TX .....                                    | 43 |
| 5.6                               | <i>Control Unit (Finite State Machine)</i> .....          | 45 |
| 5.7                               | <i>User Constraints</i> .....                             | 45 |
| 5.8                               | Implementasi Pengujian .....                              | 47 |
| 5.8.1                             | Uji Fungsional Sistem .....                               | 47 |
| 5.8.2                             | Implementasi Pengujian <i>Uniformity</i> .....            | 50 |
| 5.8.3                             | Implementasi Pengujian <i>Randomness</i> .....            | 50 |
| BAB VI HASIL DAN PEMBAHASAN ..... |   | 54 |
| 6.1                               | Hasil Sintesis <i>Top Level</i> .....                     | 54 |
| 6.2                               | Hasil Sintesis Modul <i>Control Unit</i> .....            | 57 |
| 6.3                               | Hasil Sintesis Modul <i>Data Path (Arbiter PUF)</i> ..... | 59 |
| 6.4                               | Hasil Sintesis Modul Register (Input/Output) .....        | 60 |
| 6.5                               | Hasil Integrasi Sistem .....                              | 63 |
| 6.6                               | Hasil Pengujian <i>Uniformity</i> .....                   | 65 |
| 6.7                               | Hasil Pengujian <i>Randomness</i> .....                   | 66 |
| 6.7.1                             | Runs Test .....   | 66 |
| 6.7.2                             | Serial Test .....   | 67 |
| 6.8                               | Penggunaan Sumber Daya Logika dan Konsumsi Daya .....     | 70 |
| BAB VII KESIMPULAN .....          |   | 73 |
| 7.1                               | Kesimpulan .....  | 73 |



|     |                      |    |
|-----|----------------------|----|
| 7.2 | Saran.....           | 74 |
|     | DAFTAR PUSTAKA ..... | 76 |
|     | LAMPIRAN 1 .....     | 78 |

## DAFTAR GAMBAR

|  |    |
|--|----|
| Gambar 3.1 Struktur Dasar <i>Arbiter PUF</i> (Sinha et al., 2025).....       | 18 |
| Gambar 3.2 Arsitektur FPGA (Babu & Parthasarathy, 2021) .....                | 20 |
| Gambar 3.3 <i>Board</i> FPGA Nexys A7-100T .....                             | 22 |
| Gambar 3.4 <i>Design Flow</i> VHDL .....                                     | 23 |
| Gambar 4.1 Tahapan Penelitian .....  | 27 |
| Gambar 4.2 <i>Top Level Design</i> .....                                     | 29 |
| Gambar 4.3 Rancangan <i>Data Path</i> .....                                  | 29 |
| Gambar 4.4 <i>Finite State Machine (FSM)</i> .....                           | 30 |
| Gambar 4.5 Tampilan <i>Graphical User Interface (GUI)</i> .....              | 32 |
| Gambar 4.6 <i>Flowchart</i> Kerja Sistem .....                               | 33 |
| Gambar 4.7 Implementasi Sistem .....   | 35 |
| Gambar 5.1 Hirarki <i>Top Level System</i> .....                             | 39 |
| Gambar 5.2 Deklarasi <i>Entity top_level.vhd</i> .....                       | 40 |
| Gambar 5.3 Hirarki <i>Arbiter PUF</i> .....                                  | 40 |
| Gambar 5.4 Deklarasi <i>Entity arbiter_puf.vhd</i> .....                     | 41 |
| Gambar 5.5 Deklarasi Modul <i>delay_line.vhd</i> .....                       | 41 |
| Gambar 5.6 Deklarasi Modul <i>dff.vhd</i> .....                              | 42 |
| Gambar 5.7 Deklarasi Modul <i>register_input.vhd</i> .....                   | 43 |
| Gambar 5.8 Deklarasi Modul <i>register_output.vhd</i> .....                  | 43 |
| Gambar 5.9 Deklarasi Modul <i>uart_rx.vhd</i> .....                          | 44 |
| Gambar 5.10 Deklarasi Modul <i>uart_tx.vhd</i> .....                         | 45 |
| Gambar 5.11 Potongan Arsitektur Modul <i>control_unit.vhd</i> .....          | 45 |
| Gambar 5.12 <i>Clock Constraints</i> .....                                   | 46 |
| Gambar 5.13 <i>Input Constraints</i> .....                                   | 46 |
| Gambar 5.14 <i>Output Constraints</i> .....                                  | 46 |
| Gambar 5.15 <i>UART Constraints</i> .....                                    | 47 |
| Gambar 5.16 <i>Test Bench Arbiter PUF</i> pada <i>Top Level System</i> ..... | 49 |
| Gambar 5.17 Fungsi Pengujian <i>Uniformity</i> .....                         | 50 |
| Gambar 5.18 Fungsi <i>Runs Test</i> .....                                    | 51 |
| Gambar 5.19 Fungsi <i>Serial Test</i> .....                                  | 52 |
| Gambar 6.1 Skematik RTL <i>Top Level</i> .....                               | 56 |
| Gambar 6.2 Skematik Implementasi <i>Top Level</i> .....                      | 56 |
| Gambar 6.3 Skematik RTL Modul <i>Control Unit</i> .....                      | 58 |
| Gambar 6.4 Skematik Implementasi Modul <i>Control Unit</i> .....             | 58 |
| Gambar 6.5 Skematik RTL Modul <i>Data Path (Arbiter PUF)</i> .....           | 59 |
| Gambar 6.6 Skematik Implementasi Modul <i>Data Path (Arbiter PUF)</i> .....  | 60 |
| Gambar 6.7 Skematik RTL Modul Register Input .....                           | 60 |
| Gambar 6.8 Skematik Implementasi Modul Register Input .....                  | 61 |
| Gambar 6.9 Skematik RTL Register Output .....                                | 62 |
| Gambar 6.10 Skematik Implementasi Register Output .....                      | 62 |



|   |    |
|---|----|
| Gambar 6.11 Tampilan GUI <i>Enrollment</i> dan <i>Verification</i> .....                      | 63 |
| Gambar 6.12 SQLite <i>CRP Database</i> .....  | 64 |
| Gambar 6.13 <i>Response</i> dari <i>Arbiter PUF</i> .....                                     | 64 |
| Gambar 6.14 Rasio <i>Response PUF</i> .....   | 66 |
| Gambar 6.15 Hasil <i>Runs Test</i> .....  | 66 |
| Gambar 6.16 Hasil <i>Serial Test (m=3)</i> .....  | 68 |
| Gambar 6.17 Hasil <i>Serial Test (m=4)</i> .....  | 69 |
| Gambar 6.18 Laporan Penggunaan Sumber Daya Logika <i>Top Level</i> setelah Implementasi ..... | 70 |
| Gambar 6.19 Laporan Penggunaan Sumber Daya Logika Setiap Modul .....                          | 71 |
| Gambar 6.20 Laporan Konsumsi Daya.....  | 72 |

## DAFTAR TABEL

|  |    |
|--|----|
| Tabel 2.1 Rangkuman Penelitian Terdahulu ..... | 14 |
| Tabel 4.1 Daftar Alat dan Bahan .....          | 26 |
| Tabel 6. 1 Hasil <i>Response</i> PUF .....     | 65 |