

## DAFTAR PUSTAKA

- [1] Y. Xu, Z. Yu, D. Tang, G. Chen, L. Chen, L. Gou, Y. Jin, Q. Li, X. Li, Z. Li, J. Lin, T. Liu, Z. Liu, J. Tan, H. Wang, H. Wang, K. Wang, C. Zhang, F. Zhang, L. Zhang, Z. Zhang, Y. Zhao, Y. Zhou, Y. Zhou, J. Zou, Y. Cai, D. Huan, Z. Li, J. Zhao, Z. Chen, W. He, Q. Quan, X. Liu, S. Wang, K. Shi, N. Sun, and Y. Bao, "Towards developing high performance risc-v processors using agile methodology," in *2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2022, pp. 1178–1199.
- [2] A. Barriga, "Risc-v processors design: a methodology for cores development," in *2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)*, 2020, pp. 1–6.
- [3] L. S. B, S. Nakkala, T. Vaddavalli, and S. S. Arja, "Design and verification of amba axi protocol," in *2024 International Conference on Electronics, Computing, Communication and Control Technology (ICECCC)*, 2024, pp. 1–6.
- [4] M. S. MS and R. Bhakthavatchalu, "High performance and low power axi-lite 4 master controller using system verilog," in *2024 2nd International Conference on Artificial Intelligence and Machine Learning Applications Theme: Healthcare and Internet of Things (AIMLA)*, 2024, pp. 1–6.
- [5] N. Gaikwad and V. Patil, "Verification of amba axi on-chip communication protocol," in *2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA)*, 2018, pp. 1–5.
- [6] R. Bhaktavatchalu, B. S. Rekha, G. A. Divya, and V. U. S. Jyothi, "Design of axi bus interface modules on fpga," in *2016 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT)*, 2016, pp. 141–146.
- [7] J. Misztal, M. Korona, and W. A. Pleskacz, "Bridge circuit converting atomic transactions between amba axi4 and amba axi5 standards," in *2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES)*, 2024, pp. 249–253.
- [8] W. Stallings, *Computer Organization and Architecture*, 10th ed. Pearson Education, 2016.
- [9] A. S. Tanenbaum and T. Austin, *Structured Computer Organization*, 6th ed. Boston: Pearson, 2013.
- [10] T. Zmyzgova, A. Solov'ev, E. Polyakova, and D. Dik, "The impact of hardware features on the processor instruction set architecture," in *2020 International Multi-Conference on Industrial Engineering and Modern Technologies (FarEastCon)*, 2020, pp. 1–5.
- [11] D. A. Patterson and J. L. Hennessy, *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. San Francisco: Morgan Kaufmann, 2017.

- [12] A. Waterman, "Design of the risc-v instruction set architecture," Ph.D. Dissertation, University of California, Berkeley, 2014.
- [13] A. Waterman and K. Asanović, *The RISC-V Instruction Set Manual*, RISC-V International, December 2023, volume I: Unprivileged ISA, Volume II: Privileged Architecture. [Online]. Available: <https://riscv.org/technical/specifications/>
- [14] R. Chandaluri and U. Nelakuditi, "Design and implementation of axi4-lite interface in zynq soc," in *2022 IEEE Delhi Section Conference (DELCON)*, 2022, pp. 1–4.
- [15] L. A. Luna-Rodriguez, F. J. Rodriguez-Navarrete, S. Ortega-Cisneros, M. Rivera-Acosta, J. Rivera-Dominguez, and J. J. Raygoza-Panduro, "Implementation of 8-channel pulse width modulation with axi4-lite interface," in *2022 19th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)*, 2022, pp. 1–5.
- [16] ARM Limited, *AMBA AXI Protocol Specification*, ARM Limited, March 2023, aARM IHI 0022K. [Online]. Available: <https://developer.arm.com/documentation/ih0022/latest/>
- [17] D. Inc., "Basys 3 reference manual," <https://digilent.com/reference/programmable-logic/basys-3/reference-manual?redirect=1>, 2019.
- [18] A. R. Babu, P. Anand, Y. Kim, and S. Jadhav, "System verilog versus uvm-based verification of axi4-lite arbitration," in *SoutheastCon 2023*, 2023, pp. 350–357.
- [19] C. Duran, D. L. Rueda, G. Castillo, A. Agudelo, C. Rojas, L. Chaparro, H. Hurtado, J. Romero, W. Ramirez, H. Gomez, J. Ardila, L. Rueda, H. Hernandez, J. Amaya, and E. Roa, "A 32-bit risc-v axi4-lite bus-based microcontroller with 10-bit sar adc," in *2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)*, 2016, pp. 315–318.
- [20] H. Jie and Z. Gen-bao, "High-performance embedded processor technology," in *2010 International Conference On Computer Design and Applications*, vol. 1, 2010, pp. V1–87–V1–89.
- [21] O. Prakash and M. P. R. Prasad, "Design and verification of advanced peripheral bus(apb) ram using system verilog," in *2023 Second IEEE International Conference on Measurement, Instrumentation, Control and Automation (ICMICA)*, 2024, pp. 1–5.
- [22] A. Waterman and K. Asanović, *The RISC-V Privileged Architecture*, RISC-V International, March 2021, privileged Specification. [Online]. Available: <https://riscv.org/technical/specifications/>
- [23] YosysHQ, "Picorv32 - a size-optimized risc-v cpu," <https://github.com/YosysHQ/picorv32>.
- [24] J.-S. Kim, "PyRISC: A simple RISC-V cpu simulator in python," <https://github.com/snu-csl/pyrisc>, 2020.
- [25] A. Ki, "Amba bus generator including axi4, axi3, ahb, and apb," [https://github.com/adki/gen\\_amba\\_2021](https://github.com/adki/gen_amba_2021), 2021.