

REFERENCES

- [1] R. Li and S. Chen, “Design and implementation of an fpga-based tiled matrix multiplication accelerator for transformer self-attention on the xilinx kv260 som,” 2025. [Online]. Available: <https://arxiv.org/abs/2503.16731>
- [2] N. Tukanov, R. Srinivasaraghavan, J. E. Moreira, and T. M. Low, “Modeling matrix engines for portability and performance,” in *2022 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, 2022, pp. 1173–1183.
- [3] T. E. Pogue and N. Nicolici, “Fast inner-product algorithms and architectures for deep neural network accelerators,” *IEEE Transactions on Computers*, vol. 73, no. 2, pp. 495–509, 2024.
- [4] G. Maan, “Hardware acceleration of matrix multiplication,” Ph.D. dissertation, Leiden Institute of Advanced Computer Science (LIACS), 2019, supervisors: Todor Stefanov & Kristian Rietveld. [Online]. Available: <https://theses.liacs.nl/pdf/2018-2019-MaanGC.pdf>
- [5] T. Yuan, W. Liu, J. Han, and F. Lombardi, “High performance cnn accelerators based on hardware and algorithm co-optimization,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 68, no. 1, pp. 250–263, 2021.
- [6] S. Jeong, J. Lee, and J. Kung, “A full sw-hw demonstration of gemm accelerators with risc-v instruction extensions,” in *2024 International Conference on Electronics, Information, and Communication (ICEIC)*, 2024, pp. 1–3.
- [7] Intel, *Intel oneAPI FPGA Handbook*, 2024, comprehensive guide to FPGA development using oneAPI. [Online]. Available: <https://www.intel.com/content/www/us/en/docs/programmable/785441/oneapi-fpga-add-on-developer-guide.html>
- [8] —, *Intel® Quartus® Prime Standard Edition User Guide - Combined*, 2019, comprehensive guide to FPGA design using Quartus Prime Standard Edition. [Online]. Available: <https://www.intel.com/programmable/technical-pdfs/qps-ugs.pdf>
- [9] —, *Nios® V Processor Reference Manual*, 2025, updated for Quartus® Prime Design Suite: 24.3.1. [Online]. Available: <https://www.intel.com/programmable/technical-pdfs/683632.pdf>
- [10] —, *Avalon® Interface Specifications*, 2022, comprehensive guide to Avalon interfaces for Intel FPGA designs. [Online]. Available: https://www.intel.com/programmable/technical-pdfs/mnl_avalon_spec-683091-667068.pdf
- [11] I. Corporation, *Intel Quartus Prime Pro Edition User Guide: Platform Designer*, March 2021, updated for Intel Quartus Prime Design Suite 21.1. [Online]. Available: <https://www.intel.com/content/www/us/en/docs/programmable/683609-705000.html>
- [12] Intel, *Nios® II Software Developer Handbook*, 2023, updated for Quartus® Prime Design Suite: 21.3. [Online]. Available: https://www.intel.com/programmable/technical-pdfs/n2sw_nii5v2gen2-683525-667108.pdf

- [15] E. Cui, T. Li, and Q. Wei, "Risc-v instruction set architecture extensions: A survey," *IEEE Access*, vol. 11, pp. 24 696–24 711, 2023.