

ENDORSEMENT PAGE	iii
STATEMENT.....	iv
PREFACE.....	iv
CONTENTS	v
LIST OF TABLES.....	vii
LIST OF FIGURES	viii
NOMENCLATURE AND ABBREVIATION	ix
ABSTRACT	x
INTISARI.....	xi
CHAPTER I Introduction	1
1.1 Background	1
1.2 Problem Formulation	1
1.3 Research Question	2
1.4 Research Objectives	2
1.5 Research Limitations	2
1.6 Research Benefits	3
1.7 Writing Systematics	4
CHAPTER II Literature Review and Theoretical Basis	6
2.1 Literature Review	6
2.2 Theoretical Basis.....	7
2.2.1 Intel® FPGA	7
2.2.2 Nios® V Processor.....	8
2.2.3 Avalon® Bus	9
2.2.4 Intel® Platform Designer	10
2.3 Method Comparison Analysis	12
2.3.1 Processor	12
2.3.1.1 Nios® V	12
2.3.1.2 Nios® II	12
2.3.1.3 Opensource RISC-V	13
CHAPTER III Research Methods	14
3.1 Project Workflow.....	15
3.1.1 Hello World	16
3.1.2 Basic Matrix Multiplier.....	21
3.1.3 Implementing the HA into the Nios® V Processor.....	23
3.1.3.1 Hardware	23
3.1.3.2 Software	30

3.1.4	Benchmark	34
3.1.4.1	Software Part.....	34
3.1.4.2	Hardware Part.....	35
3.2	Tools for the Project	35
3.3	Methods Used	36
3.3.1	Memory Usage Approximation	37
3.3.2	Logic Element Count and Register Count	37
3.3.3	Calculating the Logic Element Count and Execution Time Ratios .	38
CHAPTER IV	Results and Discussion	40
4.1	Hello World	40
4.2	Basic Matrix Multiplier.....	41
4.3	Implementing the HA into the Nios® V Processor	41
4.4	Final Benchmark.....	42
CHAPTER V	Conclusion	48
REFERENCES		49
LAMPIRAN		L-1
L.1	Matrix Accelerator Design	L-1
L.2	Module Testbench Result.....	L-4
L.3	Benchmark C Code	L-9
L.4	C Test Result	L-16