



DAFTAR PUSTAKA

- [1] D. A. Patterson and J. L. Hennessy, *Computer organization and design RISC-V edition: The hardware software interface*. Morgan Kaufmann, 2021.
- [2] H. Limanseto. (2024) Tangkap peluang ekonomi lewat transformasi ekonomi hijau dan akselerasi teknologi tinggi, pemerintah siapkan satgas azec dan satgas semikonduktor. Kemenko Bidang Perekonomian Republik Indonesia. [Online]. Available: <https://www.ekon.go.id/publikasi/detail/5704>
- [3] Z. Noer and I. Dayana, *Buku Fisika dan Teknologi Semikonduktor*. Guepedia, 2021.
- [4] S. P Dandamudi, *Guide to RISC processors: For programmers and engineers*. Springer, 2010.
- [5] H. Limanseto. (2024) Kick-off meeting satgas penyiapan ekosistem semikonduktor: Awal dari era baru industrialisasi di indonesia. Kemenko Bidang Perekonomian Republik Indonesia. [Online]. Available: <https://www.ekon.go.id/publikasi/detail/5700/>
- [6] F. Hussain and S. Sarkar, "Design and fpga implementation of five stage pipelined risc -v processor," in *2024 IEEE 9th International Conference for Convergence in Technology (I2CT)*, 2024.
- [7] L. Jin-Yang, C. Chiung-An, C. Shih-Lun, and S. Chun-Yu, "Implement 32-bit risc-v architecture processor using verilog hdl," in *2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)*, 2021.
- [8] D. Don Kurian, P. Ayushi, V. Sukhpreet Singh, A. Sajal, S. Tanuj, M. Arijit, and R. Kailash Chandra, "Single cycle risc-v micro architecture processor and its fpga prototype," in *2017 7th International Symposium on Embedded Computing and System Design (ISED)*, 2017.
- [9] A. Waterman and K. Asanovi'c. (2017) The risc-v instruction set manual volume i: User-level isa. University of California. [Online]. Available: <https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf>
- [10] K. Asanovic and A. Waterman. (2019) The risc-v instruction set manual volume i: Unprivileged isa. University of California. [Online]. Available: <https://riscv.org/wp-content/uploads/2019/06/riscv-spec.pdf>
- [11] K. Babu Rao, "Computer systems architecture vs quantum computer," in *2017 International Conference on Intelligent Computing and Control Systems (ICICCS)*, 2017.
- [12] T. R. Zmyzgova, A. V. Solov'ev, E. N. Polyakova, and D. I. Dik, "The impact of hardware features on the processor instruction set architecture," in *2020 International Multi-Conference on Industrial Engineering and Modern Technologies (FarEastCon)*, 2020.



- [13] K. A, H. Seok Joong, and K. Seon Wook, “Effective instruction fetch stage design for 16-bit instruction set architecture,” in *2008 IEEE 8th International Conference on Computer and Information Technology Workshops*, 2008.
- [14] (2023) Risc-v international is the global non-profit home of the open standard risc-v instruction set architecture (isa), related specifications, and stakeholder community. RISC-V. [Online]. Available: <https://riscv.org/about/>
- [15] C. H. R. Jr and L. K. John, *Digital Systems Design Using VHDL*. Chris Carson, 2007.
- [16] S. L. Harris and D. Harris, *Digital Design and Computer Architecture : RISC-V Edition*. Katey Birtcher, 2022.
- [17] T. S. Tan and B. A. Rosdi, “Hardware-assisted verilog simulation system using an application specific microprocessor,” *Integration*, vol. 62, pp. 76–91, 2018.
- [18] S. Palnitkar, *Verilog HDL : A guide to Digital Design and Synthesis*. Prentice Hall, 1996.
- [19] P. B. Kocik. Icarus verilog. Free Software Foundation. [Online]. Available: <https://bleyer.org/icarus/>
- [20] A. K. Das, “A linting tool without a compiler in it,” in *2021 IEEE International Conference on Electronics, Computing and Communication Technologies (CONE-CCT)*, 2021.
- [21] A. Allan. (2018) The rise of the dark risc-v? Hackster.io. [Online]. Available: <https://www.hackster.io/news/the-rise-of-the-dark-risc-v-ddb49764f392>