

## DAFTAR PUSTAKA

- [1] R. S. Reyes, C. M. Oppus, J. C. N. Monje, N. S. Patron, R. C. Guerrero, and J. T. B. Fajardo, "Fpga implementation of a telecommunications trainer system," *International Journal of Circuits, Systems and Signal Processing*, vol. 2, no. 2, pp. 174–180, 2008.
- [2] P. Sikka, A. R. Asati, and C. Shekhar, "Speed optimal fpga implementation of the encryption algorithms for telecom applications," *Microprocessors and Microsystems*, vol. 79, p. 103324, 2020. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S014193312030483X>
- [3] Z. Wang, D. Guo, X. Wang, and X. Yu, "Fpga implementation of wireless communication system," in *IEEE Conference Anthology*, 2013, pp. 1–4.
- [4] P. A. Nalwan, "Teknik antarmuka dan pemrograman mikrokontroler at89c51, edisi pertama, pt," *Elex Media Komputindo, Jakarta*, 2003.
- [5] N. Instruments. (2023) Synchronous communications and timing configurations in digital devices. [Online]. Available: <https://www.ni.com/en/support/documentation/supplemental/21/synchronous-communications-and-timing-configurations-in-digital-devices.html>
- [6] R. Gagné, J. Belzile, and C. Thibeault, "From synchronous to gals: A new architecture for fpgas," *Microelectronics Journal*, vol. 40, no. 11, pp. 1657–1666, 2009, international Conference on Microelectronics Digital and Mixed-Signal Circuits and Systems. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0026269209000391>
- [7] K. Mizutani, R. Okumura, K. Mizutani, and H. Harada, "Coexistence of synchronous and asynchronous mac protocols for wireless iot systems in sub-gigahertz band," in *2020 IEEE 6th World Forum on Internet of Things (WF-IoT)*, 2020, pp. 1–6.
- [8] M. Baklouti, H. Krichene, and M. Abid, "Synchronous communication-based many-core soc," *Arabian Journal for Science and Engineering*, vol. 42, no. 2, pp. 845–857, 2017.
- [9] R. R. Dobkin, A. Morgenshtein, A. Kolodny, and R. Ginosar, "Parallel vs. serial on-chip communication," in *Proceedings of the 2008 international workshop on System level interconnect prediction*, 2008, pp. 43–50.
- [10] H.-l. Peng and Y.-l. Nie, "Design of serial communication interface based on fpga," in *2011 IEEE International Conference on Computer Science and Automation Engineering*, vol. 4, 2011, pp. 410–414.
- [11] M. Najibi, K. Saleh, M. Naderi, H. Pedram, and M. Sedighi, "Prototyping globally asynchronous locally synchronous circuits on commercial synchronous fpgas," in *16th IEEE International Workshop on Rapid System Prototyping (RSP'05)*. IEEE, 2005, pp. 63–69.



- [12] V. Pham, M. Frasca, L. Fortuna, T. Anh, and T. Hoang, "Realization of synchronization of coupled multiple delay systems on fpga platform," *Proceedings of the Joint INDS'11 ISTET'11*, pp. 1–5, 2011.
- [13] Z. Ran, "Design and implementation of frame synchronism system based on fpga," *Electronic Design Engineering*, 2009.
- [14] J. Ruiz-Rosero, G. Ramirez-Gonzalez, and R. Khanna, "Field programmable gate array applications—a scientometric review," *Computation*, vol. 7, no. 4, p. 63, Nov 2019. [Online]. Available: <http://dx.doi.org/10.3390/computation7040063>
- [15] B. H. Prasetyo, R. Maulana, and D. Syauqy, *Desain Sistem Digital: Menggunakan FPGA dan VHDL Teori dan Aplikasi*. Universitas Brawijaya Press, 2017.
- [16] M. A. Wijaya, W. Kurniawan, and A. Kusyanti, "Perancangan dan implementasi algoritma enkripsi idea pada perangkat kriptografi berbasis fpga," *Jurnal Pengembangan Teknologi Informasi dan Ilmu Komputer e-ISSN*, vol. 2548, p. 964X, 2018.
- [17] I. Grout, *Digital systems design with FPGAs and CPLDs*. Elsevier, 2011.
- [18] Microsoft. (2018) Microsoft - project catapult. [Online]. Available: <https://www.microsoft.com/en-us/research/project/project-catapult/>
- [19] D. Chen, J. Cong, and P. Pan, *FPGA Design Automation: A Survey*, 2006.
- [20] Z. Navabi, *Digital design and implementation with field programmable devices*. Springer Science & Business Media, 2004.
- [21] M. Sánchez-Élez and J. Clemente, "Introduction to vhdl programming," 11 2014.
- [22] T. R. Padmanabhan and B. B. T. Sundari, *Introduction to Verilog*, 2004, pp. 11–29.
- [23] B. Forouzan, *Data Communications and Networking Global Edition 5e*, ser. UK Higher Education Computing Computer Science. McGraw-Hill Education, 2013.
- [24] V. Ivanov and E. Nosov, "Serial communication protocol for fpga-based systems," in *Journal of Physics: Conference Series*, vol. 1326, no. 1. IOP Publishing, 2019, p. 012044.
- [25] B. Setiyanto, *Dasar-Dasar Telekomunikasi*. Sakti Yogyakarta, 2011.
- [26] C. Nassar, "Chapter 12 - analog communications," in *Telecommunications Demystified*, C. Nassar, Ed. Boston: Newnes, 2001, pp. 321–343. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9780080518671500184>
- [27] L. W. Couch, M. Kulkarni, and U. S. Acharya, *Digital and analog communication systems*. Citeseer, 2013, vol. 8.
- [28] J. G. Proakis and M. Salehi, *Digital communications*. McGraw-hill, 2008.
- [29] K. Zhou, Y. Luo, S. Chen, A. Drake, J. F. McDonald, and T. Zhang, "Triple-rail mos current mode logic for high-speed self-timed pipeline applications," in *2006 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2006, pp. 4–pp.



[30] I. Nios, “Nios ii processor reference handbook,” *Altera*–2003, 2007.

[31] H. Technology, “Tm1638 7 segment display keypad led module.” [Online]. Available: <https://www.handsontec.com/dataspecs/display/TM1638.pdf>

[32] Erriez. (2020) Github - erriez/errieztm1638: Tm1638 led and key-scan library for arduino. [Online]. Available: <https://github.com/Erriez/ErriezTM1638>

[33] Digsilent. Use flip-flops to build a clock divider. [Online]. Available: <https://digilent.com/reference/learn/programmable-logic/tutorials/use-flip-flops-to-build-a-clock-divider/start>