

## DAFTAR PUSTAKA

- Alrahis, L., Patnaik, S., Khalid, F., Hanif, M.A., Saleh, H., Shafique, M., Sinanoglu, O., 2020. GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking.
- Bhunia, S., Tehranipoor, M., 2018. Hardware security: A hands-on learning approach, *Hardware Security: A Hands-on Learning Approach*.  
<https://doi.org/10.1016/C2016-0-03251-5>
- Chakraborty, R.S., Bhunia, S., 2008. Hardware protection and authentication through netlist level obfuscation, in: *2008 IEEE/ACM International Conference on Computer-Aided Design*. pp. 674–677.  
<https://doi.org/10.1109/ICCAD.2008.4681649>
- Chen, T.M., Abu-Nimeh, S., 2011. Lessons from Stuxnet. *Computer (Long Beach Calif)* 44, 91–93. <https://doi.org/10.1109/MC.2011.115>
- Monmasson, E., Cirstea, M.N., 2007. FPGA Design Methodology for Industrial Control Systems—A Review. *IEEE Transactions on Industrial Electronics* 54, 1824–1842. <https://doi.org/10.1109/TIE.2007.898281>
- Sisejkovic, D., Leupers, R., 2021. Trustworthy Hardware Design with Logic Locking, in: *2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)*. IEEE, pp. 1–2. <https://doi.org/10.1109/VLSI-SoC53125.2021.9606998>
- Sisejkovic, D., Merchant, F., Reimann, L.M., Leupers, R., 2021. Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks. <https://doi.org/10.1109/TCAD.2021.3100275>
- Stephen, B. dan Vranesic, Z., 2009, *Fundamentals of Digital Logic with VHDL Design*
- Subramanyan, P., Ray, S., Malik, S., 2015. Evaluating the security of logic encryption algorithms, in: *2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*. IEEE, pp. 137–143.  
<https://doi.org/10.1109/HST.2015.7140252>
- Thangam, T., Gayathri, G., Madhubala, T., 2017. A novel logic locking technique for hardware security, in: *Proceedings - 2017 IEEE International Conference on Electrical, Instrumentation and Communication Engineering, ICEICE 2017*. pp. 1–7. <https://doi.org/10.1109/ICEICE.2017.8192439>
- Xie, Y., Srivastava, A., 2019. Anti-SAT: Mitigating SAT Attack on Logic Locking. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 38, 199–207.  
<https://doi.org/10.1109/TCAD.2018.2801220>

- Xu, X., Zhang, J., 2020. Rethinking FPGA Security in the New Era of Artificial Intelligence, in: 2020 21st International Symposium on Quality Electronic Design (ISQED). IEEE, pp. 46–51.  
<https://doi.org/10.1109/ISQED48828.2020.9136974>
- Yasin, M., Mazumdar, B., Sinanoglu, O., Rajendran, J., 2017. Security analysis of Anti-SAT, in: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp. 342–347.  
<https://doi.org/10.1109/ASPDAC.2017.7858346>
- Yue, M., Tehranipoor, S., 2021. A Novel Probability-Based Logic-Locking Technique: ProbLock. *Sensors* 21, 8126. <https://doi.org/10.3390/s21238126>