

## DAFTAR PUSTAKA

- Umer Farooq and M. Faisal Aslam., 2017, Comparative analysis of different AES implementation techniques for efficient resource usage and better performance of an FPGA. Journal of King Saud University - Computer and Information Sciences Volume 29, Issue 3, July 2017, Pages 295-302 [Online]. Available; <https://www.sciencedirect.com.ezproxy.ugm.ac.id/science/article/pii/S1319157816300143#aep-article-footnote-id2>.
- Reza Rezaeian Farashi, Bahram Rahsidi, and Sayed Masoud Sayedi., 2014, FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm Microelectronics Journal Volume 45, Issue 8, August 2014, Pages 1014-1025 [Online]. Available: <https://www.sciencedirect.com.ezproxy.ugm.ac.id/science/article/pii/S0026269214001505>.
- Mostafa I. Soliman and Ghada Y. Abozaid., 2011, FPGA implementation and performance evaluation of a high throughput crypto coprocessor. Journal of Parallel and Distributed Computing Volume 71, Issue 8, August 2011, Pages 1075-1084 [Online]. Available: <https://www.sciencedirect.com.ezproxy.ugm.ac.id/science/article/pii/S0743731511000815>.
- K. Rahimunnisa, P. Karthigaikumar, Soumiya Rasheed, J. Jayakumar, and S. SureshKumar., 2012, FPGA implementation of AES algorithm for high throughput using folded parallel architecture. Security and Communication Networks Volume 7, Issue 11 [Online]. Available: <https://onlinelibrary.wiley.com/doi/full/10.1002/sec.651>.
- Van Dyken. Jason, and G. Delgado-Frias. José., 2010 FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm. Journal of Systems Architecture Volume 56, Issues 2–3, February–March 2010, Pages 116-123 [Online]. Available: <https://www.sciencedirect.com.ezproxy.ugm.ac.id/science/article/pii/S1383762109000800>.
- Soufiane Oukili, Seddik Bri, and A,V, Senthil Kumar., 2016, High speed efficient FPGA implementation of pipelined AES S-Box. 2016 4th IEEE International Colloquium on Information Science and Technology (CiSt). Available : [High speed efficient FPGA implementation of pipelined AES S-Box - IEEE Conference Publication \(ugm.ac.id\)](#).
- Mona Sayed Abdul-Karim, Kamel Hussien Rahouma, and Khalid Nasr., 2020 High Throughput and Fully Pipelined FPGA Implementation of AES-192 Algorithm. 2020 International Conference on Innovative Trends in Communication and Computer Engineering (ITCE). Available : [High Throughput and Fully Pipelined FPGA Implementation of AES-192 Algorithm - IEEE Conference Publication \(ugm.ac.id\)](#).

- Dheeraj Punia and Dr. Brahmjit Singh., 2019 Speed Optimization of the AES Algorithm Using Pipeline Hardware Architecture. 2019 International Conference on Communication and Electronics Systems (ICCES). Available : [Speed Optimization of the AES Algorithm Using Pipeline Hardware Architecture - IEEE Conference Publication \(ugm.ac.id\)](#).
- Trimberger, S.M., 1994. Field-Programmable Gate Array Technology. Springer US, Boston, MA.
- Farooq, U., Marrakchi, Z., Mehrez, H., 2012. FPGA Architectures: An Overview, in: Tree-Based Heterogeneous FPGA Architectures. Springer New York, New York, NY, pp. 7–48.
- Augoestien, N.G., Putra, A.E., 2015. Purwarupa Perangkat Keras untuk Eksekusi Algoritma AES Berbasis FPGA. IJEIS Indones. J. Electron. Instrum. Syst. 5, 211. <https://doi.org/10.22146/ijeis.7644>.
- Xilinx Inc., 2020, Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide, [Online]. tersedia di [https://www.xilinx.com/support/documentation/sw\\_manuals/xilinx2020\\_2/ug953-vivado-7series-libraries.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug953-vivado-7series-libraries.pdf).
- Xilinx, 2020, UltraFast Design Methodology Guide for the Vivado Design Suite, Xilinx, [Online] UG949 (v2020.1), 1–306, tersedia di [https://www.xilinx.com/content/dam/xilinx/support/documentation/sw\\_manuals/xilinx2020\\_1/ug949-vivado-design-methodology.pdf](https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2020_1/ug949-vivado-design-methodology.pdf).